US20060125050A1 - Semiconductor device manufacturing methods - Google Patents
Semiconductor device manufacturing methods Download PDFInfo
- Publication number
- US20060125050A1 US20060125050A1 US11/270,310 US27031005A US2006125050A1 US 20060125050 A1 US20060125050 A1 US 20060125050A1 US 27031005 A US27031005 A US 27031005A US 2006125050 A1 US2006125050 A1 US 2006125050A1
- Authority
- US
- United States
- Prior art keywords
- device region
- voltage device
- low
- voltage
- gate pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 28
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 13
- 238000000034 method Methods 0.000 claims abstract description 20
- 150000002500 ions Chemical class 0.000 claims abstract description 18
- 239000000758 substrate Substances 0.000 claims abstract description 11
- 239000002184 metal Substances 0.000 claims abstract description 6
- 229910052751 metal Inorganic materials 0.000 claims abstract description 6
- 125000006850 spacer group Chemical group 0.000 claims abstract description 5
- 238000005468 ion implantation Methods 0.000 claims description 11
- 239000007943 implant Substances 0.000 claims description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
Definitions
- the present disclosure relates to semiconductor devices, and more particularly, to methods of manufacturing a semiconductor device simultaneously embodying a low-voltage device and a high-voltage device that are protected from static electricity.
- a semiconductor manufacturing process enables simultaneous inclusion of low-voltage and high-voltage devices in a semiconductor device.
- the low-voltage device is used as a high-speed and high-performance device, and the high-voltage device is used for input and output.
- the semiconductor device is miniaturized for large capacity and high integration, it becomes necessary to protect the semiconductor device from electrostatic discharges.
- an electrostatic discharge protection device should be manufactured together with the low-voltage and high-voltage devices.
- the electrostatic discharge protection device when the electrostatic discharge protection device is separately formed, an additional ion implantation process using an additional mask is required. These additions increase manufacturing costs. Furthermore, the electrostatic discharge protection device may cause a capacitance increase at the junction and may lead to higher leakage currents, which degrades the reliability of the semiconductor device.
- FIG. 1 is a schematic illustration of the formation of a lightly doped drain at a low-voltage device region, a high-voltage device region, and an electrostatic discharge protecting device region of an example semiconductor device constructed in accordance with the teachings of the present invention.
- FIG. 2 is a flowchart illustrating an example method of manufacturing a semiconductor device performed in accordance with the teachings of the present invention.
- FIG. 3 is a graph of an example current-voltage characteristic of an example electrostatic discharge protecting device region of an example semiconductor device constructed in accordance with the teachings of the present invention.
- any part e.g., a layer, film, area, or plate
- any part is in any way positioned on (e.g., positioned on, located on, disposed on, or formed on, etc.) another part
- the referenced part is either in contact with the other part, or that the referenced part is above the other part with one or more intermediate part(s) located therebetween.
- Stating that any part is in contact with another part means that there is no intermediate part between the two parts.
- an example semiconductor device constructed in accordance with the teachings of the present invention includes a low-voltage (LV) device region 1 , a high-voltage (HV) device region 2 , and an electrostatic discharge protecting device region 3 formed over a portion of the high-voltage device region.
- Devices (not shown) are respectively formed at the low-voltage device region 1 , the high-voltage device region 2 , and the electrostatic discharge protecting device region 3 .
- FIG. 2 illustrates an example method of forming a gate pattern for the devices.
- a device separating film is formed at field regions of a first conductive semiconductor substrate, (e.g., a P-type semiconductor substrate), to accomplish electrical insulation between the field regions of the semiconductor substrate.
- the device separating film may be formed by a shallow-trench isolation process or by local oxidation of silicon.
- a gate insulation film comprising silicon dioxide (SiO 2 ) is stacked on the field regions of the semiconductor substrate using a thermal oxidation process or a low pressure chemical vapor deposition process.
- the gate insulation film is formed to a thickness of approximately 1,000 ⁇ , although the thickness of the gate insulation film may be changed depending upon the characteristics of the devices.
- a polycrystalline silicon layer (for example, a P-type doped polycrystalline silicon layer), is stacked on the gate insulation film.
- the polycrystalline silicon layer is formed to a thickness of approximately 2,000 ⁇ to 3,000 ⁇ .
- the polycrystalline silicon layer is patterned by a photo etching process to form a gate pattern.
- a lightly doped drain (LDD) structure is formed at a portion of the high-voltage device region 2 , under the same ion implantation conditions as the low-voltage device region 1 , to form the electrostatic discharge protecting device region 3 .
- a lightly doped drain (LDD) is simultaneously formed at the electrostatic discharge protecting device region 3 and the low-voltage device region 1 using a single mask.
- LDD lightly doped drain
- One of the masks which will be referred to in this detailed description as a first mask, is provided to implant ions into the high-voltage device region 2 .
- An opening is only formed at a region of the first mask corresponding to the high-voltage device region 2 such that a predetermined number of ions are implanted through the opening.
- the other mask which will be referred to in this detailed description as a second mask, is provided to simultaneously implant ions into the low-voltage device region 1 and the electrostatic discharge protecting device region 3 .
- An opening is formed at a region of the second mask corresponding to the low-voltage device region 1 and the electrostatic discharge protecting device region 3 such that a predetermined number of ions are implanted through the opening.
- n-type dopant such as phosphorus (P), or a p-type dopant, such as boron (B) is lightly implanted through the masks.
- ions are implanted to a concentration of 1 ⁇ 10 13 to 7 ⁇ 10 13 atoms/cm 2 into the high-voltage device region 2 .
- High-voltage devices are used for input or output. Therefore, a reliability problem, such as hot carrier injection, may occur when ions are successively implanted. Consequently, ions are preferably doped with a small amount of implantation.
- ions are implanted into the low-voltage device region 1 and the electrostatic discharge protecting device region 3 to a concentration of at least 5 ⁇ 10 14 atoms/cm 2 , preferably 5 ⁇ 10 14 to 5 ⁇ 10 15 atoms/cm 2 .
- Low-voltage devices are generally used as high-speed and high-performance devices. Therefore, relatively high lightly doped drain (LDD) ion implantation is employed.
- LDD lightly doped drain
- the low-voltage device Due to the difference between such lightly doped drain (LDD) ion implantation conditions, the low-voltage device has a low junction breakdown voltage of approximately 5-7V while the high-voltage device has a high junction breakdown voltage of approximately 8-10V.
- the high-voltage device region having a small amount of lightly doped drain ion implantation has a higher electrostatic discharge trigger voltage than the low-voltage device region. Therefore, the high-voltage device region has a higher electrostatic discharge clamp voltage than the low-voltage device region.
- the electrostatic discharge protecting device when a portion of the high-voltage device region is formed as the electrostatic discharge protecting device, the electrostatic discharge protecting device has a lower electrostatic discharge trigger voltage (V t1 ) and a lower electrostatic discharge clamp voltage (V t2 ) than the high-voltage device region. Therefore, the electrostatic discharge protecting device can protect the devices from high-voltage electrostatic discharges. Also, the electrostatic discharge protecting device has higher second breakdown current (I t2 ) than the high-voltage device region, and therefore, power consumption of the electrostatic discharge protecting device is relatively low. Consequently, the electrostatic discharge protection effect is improved.
- the electrostatic discharge protecting device manufactured as described above may be embodied as a gate-grounded metal oxide semiconductor (GGMOS) with normal circuit operation. Consequently, reliability problems, such as hot carrier injection, preferably do not occur.
- GGMOS gate-grounded metal oxide semiconductor
- a lightly doped drain is formed at the low-voltage device region 1 and the electrostatic discharge protecting device region 3 under the same ion implantation conditions.
- Another lightly doped drain is formed at the high-voltage device region 2 under ion implantation conditions different from the ion implantation conditions applied to the low-voltage device region 1 and the electrostatic discharge protecting device region 3 .
- an oxide film and a nitride film are sequentially stacked on the field regions, and the stack is etched using a dry etching process having an anisotropic etching property. As a result, a spacer is formed at the side surface of the gate pattern.
- a dopant such as phosphorus (P)
- P phosphorus
- n+ high-concentration
- LDD lightly doped drain
- a metal layer having a low specific resistance such as nickel (Ni) is formed at the front surface of the semiconductor substrate, which includes the gate pattern, the source region, the drain region, and the spacer.
- the metal layer on the gate pattern, the source region, and the drain source is changed into a silicide layer.
- an inert gas atmosphere such as helium (He) or argon (Ar).
- He helium
- Ar argon
- the metal layer on the gate pattern, the source region, and the drain source is changed into a silicide layer.
- the manufactured semiconductor device is effectively protected from electrostatic discharge without the provision of additional processes. Therefore, the reliability of the resulting semiconductor device is improved.
- a disclosed example semiconductor device manufacturing method is capable of protecting the resulting device from static electricity without requiring an additional process, thereby improving the reliability of the resulting semiconductor device.
- a disclosed example method of manufacturing a semiconductor device which includes a high-voltage device region and a low-voltage device region, comprises forming, on a substrate, a gate pattern for a high-voltage device and a low-voltage device; implanting ions into opposite sides of the gate pattern to form a lightly doped drain (LDD) structure while implanting ions into a portion of the high-voltage device region under the same conditions as the ions are implanted into the low-voltage device region, to form an electrostatic discharge protecting device region; forming a spacer at the side surface of the gate pattern; forming a source region and a drain source at field regions disposed at the opposite sides of the gate pattern, respectively; and forming a metal layer on the front surface of the substrate including the gate pattern.
- LDD lightly doped drain
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- The present disclosure relates to semiconductor devices, and more particularly, to methods of manufacturing a semiconductor device simultaneously embodying a low-voltage device and a high-voltage device that are protected from static electricity.
- A semiconductor manufacturing process enables simultaneous inclusion of low-voltage and high-voltage devices in a semiconductor device. Generally, the low-voltage device is used as a high-speed and high-performance device, and the high-voltage device is used for input and output. As such a semiconductor device is miniaturized for large capacity and high integration, it becomes necessary to protect the semiconductor device from electrostatic discharges. To this end, an electrostatic discharge protection device should be manufactured together with the low-voltage and high-voltage devices.
- However, when the electrostatic discharge protection device is separately formed, an additional ion implantation process using an additional mask is required. These additions increase manufacturing costs. Furthermore, the electrostatic discharge protection device may cause a capacitance increase at the junction and may lead to higher leakage currents, which degrades the reliability of the semiconductor device.
-
FIG. 1 is a schematic illustration of the formation of a lightly doped drain at a low-voltage device region, a high-voltage device region, and an electrostatic discharge protecting device region of an example semiconductor device constructed in accordance with the teachings of the present invention. -
FIG. 2 is a flowchart illustrating an example method of manufacturing a semiconductor device performed in accordance with the teachings of the present invention. -
FIG. 3 is a graph of an example current-voltage characteristic of an example electrostatic discharge protecting device region of an example semiconductor device constructed in accordance with the teachings of the present invention. - To clarify multiple layers and regions, the thickness of the layers are enlarged in the drawings. Wherever possible, the same reference numbers will be used throughout the drawing(s) and accompanying written description to refer to the same or like parts. As used in this patent, stating that any part (e.g., a layer, film, area, or plate) is in any way positioned on (e.g., positioned on, located on, disposed on, or formed on, etc.) another part, means that the referenced part is either in contact with the other part, or that the referenced part is above the other part with one or more intermediate part(s) located therebetween. Stating that any part is in contact with another part means that there is no intermediate part between the two parts.
- Referring to
FIG. 1 , an example semiconductor device constructed in accordance with the teachings of the present invention includes a low-voltage (LV)device region 1, a high-voltage (HV)device region 2, and an electrostatic discharge protectingdevice region 3 formed over a portion of the high-voltage device region. Devices (not shown) are respectively formed at the low-voltage device region 1, the high-voltage device region 2, and the electrostatic discharge protectingdevice region 3.FIG. 2 illustrates an example method of forming a gate pattern for the devices. - Referring to
FIG. 2 , a device separating film is formed at field regions of a first conductive semiconductor substrate, (e.g., a P-type semiconductor substrate), to accomplish electrical insulation between the field regions of the semiconductor substrate. The device separating film may be formed by a shallow-trench isolation process or by local oxidation of silicon. - Next, a gate insulation film comprising silicon dioxide (SiO2) is stacked on the field regions of the semiconductor substrate using a thermal oxidation process or a low pressure chemical vapor deposition process. Preferably, the gate insulation film is formed to a thickness of approximately 1,000 Å, although the thickness of the gate insulation film may be changed depending upon the characteristics of the devices.
- Subsequently, a polycrystalline silicon layer, (for example, a P-type doped polycrystalline silicon layer), is stacked on the gate insulation film. In this example, the polycrystalline silicon layer is formed to a thickness of approximately 2,000 Å to 3,000 Å. Thereafter, the polycrystalline silicon layer is patterned by a photo etching process to form a gate pattern.
- Subsequently, a lightly doped drain (LDD) structure is formed at a portion of the high-
voltage device region 2, under the same ion implantation conditions as the low-voltage device region 1, to form the electrostatic discharge protectingdevice region 3. Preferably, a lightly doped drain (LDD) is simultaneously formed at the electrostatic discharge protectingdevice region 3 and the low-voltage device region 1 using a single mask. - As shown in
FIG. 2 , only masks for the high-voltage device region and the low-voltage device region are used when forming the lightly doped drain (LDD) in the example semiconductor device manufacturing process ofFIG. 2 . Therefore, no additional mask is required for the electrostatic discharge protection. - One of the masks, which will be referred to in this detailed description as a first mask, is provided to implant ions into the high-
voltage device region 2. An opening is only formed at a region of the first mask corresponding to the high-voltage device region 2 such that a predetermined number of ions are implanted through the opening. - The other mask, which will be referred to in this detailed description as a second mask, is provided to simultaneously implant ions into the low-
voltage device region 1 and the electrostatic discharge protectingdevice region 3. An opening is formed at a region of the second mask corresponding to the low-voltage device region 1 and the electrostatic discharge protectingdevice region 3 such that a predetermined number of ions are implanted through the opening. - An n-type dopant (n−), such as phosphorus (P), or a p-type dopant, such as boron (B), is lightly implanted through the masks.
- In the illustrated example, ions are implanted to a concentration of 1×1013 to 7×1013 atoms/cm2 into the high-
voltage device region 2. High-voltage devices are used for input or output. Therefore, a reliability problem, such as hot carrier injection, may occur when ions are successively implanted. Consequently, ions are preferably doped with a small amount of implantation. - On the other hand, ions are implanted into the low-
voltage device region 1 and the electrostatic discharge protectingdevice region 3 to a concentration of at least 5×1014 atoms/cm2, preferably 5×1014 to 5×1015 atoms/cm2. Low-voltage devices are generally used as high-speed and high-performance devices. Therefore, relatively high lightly doped drain (LDD) ion implantation is employed. - Due to the difference between such lightly doped drain (LDD) ion implantation conditions, the low-voltage device has a low junction breakdown voltage of approximately 5-7V while the high-voltage device has a high junction breakdown voltage of approximately 8-10V. As a result, the high-voltage device region having a small amount of lightly doped drain ion implantation has a higher electrostatic discharge trigger voltage than the low-voltage device region. Therefore, the high-voltage device region has a higher electrostatic discharge clamp voltage than the low-voltage device region.
- Consequently, when the electrostatic discharge protecting device region is formed over a portion of the high-voltage device region under the lightly doped drain (LDD) ion implantation conditions applied to the low-voltage device region, it is possible to embody a semiconductor device having an improved electrostatic discharge property without providing additional masks and, thus, without incurring additional costs.
- It can be seen from
FIG. 3 that, when a portion of the high-voltage device region is formed as the electrostatic discharge protecting device, the electrostatic discharge protecting device has a lower electrostatic discharge trigger voltage (Vt1) and a lower electrostatic discharge clamp voltage (Vt2) than the high-voltage device region. Therefore, the electrostatic discharge protecting device can protect the devices from high-voltage electrostatic discharges. Also, the electrostatic discharge protecting device has higher second breakdown current (It2) than the high-voltage device region, and therefore, power consumption of the electrostatic discharge protecting device is relatively low. Consequently, the electrostatic discharge protection effect is improved. - Furthermore, the electrostatic discharge protecting device manufactured as described above may be embodied as a gate-grounded metal oxide semiconductor (GGMOS) with normal circuit operation. Consequently, reliability problems, such as hot carrier injection, preferably do not occur.
- As described above, a lightly doped drain (LDD) is formed at the low-
voltage device region 1 and the electrostatic discharge protectingdevice region 3 under the same ion implantation conditions. Another lightly doped drain (LDD) is formed at the high-voltage device region 2 under ion implantation conditions different from the ion implantation conditions applied to the low-voltage device region 1 and the electrostatic discharge protectingdevice region 3. - Next, an oxide film and a nitride film are sequentially stacked on the field regions, and the stack is etched using a dry etching process having an anisotropic etching property. As a result, a spacer is formed at the side surface of the gate pattern.
- Subsequently, a dopant, such as phosphorus (P), is heavily (n+) implanted into the field regions at opposite sides of the gate pattern to form high-concentration (n+) source and drain regions. Then, thermal processing is performed to activate the ions. Consequently, the source region and the drain region, both of which have a lightly doped drain (LDD) structure, are formed while the gate pattern is disposed between the source region and the drain region.
- Thereafter, a metal layer having a low specific resistance, such as nickel (Ni), is formed at the front surface of the semiconductor substrate, which includes the gate pattern, the source region, the drain region, and the spacer.
- Subsequently, rapid thermal processing or common thermal processing is performed to thermally process the metal layer under an inert gas atmosphere, such as helium (He) or argon (Ar). In this example, the metal layer on the gate pattern, the source region, and the drain source is changed into a silicide layer.
- As apparent from the above example description, the manufactured semiconductor device is effectively protected from electrostatic discharge without the provision of additional processes. Therefore, the reliability of the resulting semiconductor device is improved.
- In view of the foregoing, persons of ordinary skill in the art will appreciate that semiconductor device manufacturing methods have been disclosed that substantially obviate one or more problems due to limitations and disadvantages of the prior art.
- A disclosed example semiconductor device manufacturing method is capable of protecting the resulting device from static electricity without requiring an additional process, thereby improving the reliability of the resulting semiconductor device.
- A disclosed example method of manufacturing a semiconductor device which includes a high-voltage device region and a low-voltage device region, comprises forming, on a substrate, a gate pattern for a high-voltage device and a low-voltage device; implanting ions into opposite sides of the gate pattern to form a lightly doped drain (LDD) structure while implanting ions into a portion of the high-voltage device region under the same conditions as the ions are implanted into the low-voltage device region, to form an electrostatic discharge protecting device region; forming a spacer at the side surface of the gate pattern; forming a source region and a drain source at field regions disposed at the opposite sides of the gate pattern, respectively; and forming a metal layer on the front surface of the substrate including the gate pattern.
- It is noted that this patent claims priority from Korean Patent Application Serial Number 10-2004-0090863, which was filed on Nov. 9, 2004, and is hereby incorporated by reference in its entirety.
- Although certain example methods, apparatus and articles of manufacture have been described herein, the scope of coverage of this patent is not limited thereto. On the contrary, this patent covers all methods, apparatus and articles of manufacture fairly falling within the scope of the appended claims either literally or under the doctrine of equivalents.
Claims (5)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040090863A KR100701778B1 (en) | 2004-11-09 | 2004-11-09 | Manufacturing method of semiconductor device |
KR10-2004-0090863 | 2004-11-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060125050A1 true US20060125050A1 (en) | 2006-06-15 |
US7442640B2 US7442640B2 (en) | 2008-10-28 |
Family
ID=36582835
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/270,310 Expired - Fee Related US7442640B2 (en) | 2004-11-09 | 2005-11-09 | Semiconductor device manufacturing methods |
Country Status (2)
Country | Link |
---|---|
US (1) | US7442640B2 (en) |
KR (1) | KR100701778B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120128045A1 (en) * | 2010-02-08 | 2012-05-24 | Max Linear, Inc | Methods and apparatus for intelligent power reduction in communications systems |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5618740A (en) * | 1994-09-30 | 1997-04-08 | Vlsi Technology, Inc. | Method of making CMOS output buffer with enhanced ESD resistance |
US5672527A (en) * | 1996-03-08 | 1997-09-30 | United Microelectronics Corp. | Method for fabricating an electrostatic discharge protection circuit |
US5780350A (en) * | 1997-01-30 | 1998-07-14 | Lsi Logic Corporation | MOSFET device with improved LDD region and method of making same |
US5897348A (en) * | 1998-03-13 | 1999-04-27 | Texas Instruments - Acer Incorporated | Low mask count self-aligned silicided CMOS transistors with a high electrostatic discharge resistance |
US5998274A (en) * | 1997-04-10 | 1999-12-07 | Micron Technology, Inc. | Method of forming a multiple implant lightly doped drain (MILDD) field effect transistor |
US6359314B1 (en) * | 1999-09-02 | 2002-03-19 | Lsi Logic Corporation | Swapped drain structures for electrostatic discharge protection |
US6544849B2 (en) * | 2001-04-30 | 2003-04-08 | United Microelectronics Corp. | Method of fabricating semiconductor device for preventing polysilicon line being damaged during removal of photoresist |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0164525B1 (en) * | 1995-12-30 | 1998-12-15 | 김광호 | Electro-static protection circuit for high voltage integrated circuit using low voltage device |
-
2004
- 2004-11-09 KR KR1020040090863A patent/KR100701778B1/en not_active IP Right Cessation
-
2005
- 2005-11-09 US US11/270,310 patent/US7442640B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5618740A (en) * | 1994-09-30 | 1997-04-08 | Vlsi Technology, Inc. | Method of making CMOS output buffer with enhanced ESD resistance |
US5672527A (en) * | 1996-03-08 | 1997-09-30 | United Microelectronics Corp. | Method for fabricating an electrostatic discharge protection circuit |
US5780350A (en) * | 1997-01-30 | 1998-07-14 | Lsi Logic Corporation | MOSFET device with improved LDD region and method of making same |
US5998274A (en) * | 1997-04-10 | 1999-12-07 | Micron Technology, Inc. | Method of forming a multiple implant lightly doped drain (MILDD) field effect transistor |
US5897348A (en) * | 1998-03-13 | 1999-04-27 | Texas Instruments - Acer Incorporated | Low mask count self-aligned silicided CMOS transistors with a high electrostatic discharge resistance |
US6359314B1 (en) * | 1999-09-02 | 2002-03-19 | Lsi Logic Corporation | Swapped drain structures for electrostatic discharge protection |
US6544849B2 (en) * | 2001-04-30 | 2003-04-08 | United Microelectronics Corp. | Method of fabricating semiconductor device for preventing polysilicon line being damaged during removal of photoresist |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120128045A1 (en) * | 2010-02-08 | 2012-05-24 | Max Linear, Inc | Methods and apparatus for intelligent power reduction in communications systems |
US8548034B2 (en) * | 2010-02-08 | 2013-10-01 | Maxlinear, Inc. | Methods and apparatus for intelligent power reduction in communications systems |
US9042433B2 (en) | 2010-02-08 | 2015-05-26 | Maxlinear, Inc. | Methods and apparatus for intelligent power reduction in communications systems |
Also Published As
Publication number | Publication date |
---|---|
KR20060042271A (en) | 2006-05-12 |
US7442640B2 (en) | 2008-10-28 |
KR100701778B1 (en) | 2007-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5393676A (en) | Method of fabricating semiconductor gate electrode with fluorine migration barrier | |
US5583067A (en) | Inverse T-gate semiconductor device with self-aligned punchthrough stops and method of fabrication | |
US7910441B2 (en) | Multi-gate semiconductor device and method for forming the same | |
US5576574A (en) | Mosfet with fully overlapped lightly doped drain structure and method for manufacturing same | |
US6642119B1 (en) | Silicide MOSFET architecture and method of manufacture | |
JPH10116994A (en) | Semiconductor device and fabrication thereof | |
US20100013015A1 (en) | Metal source/drain schottky barrier silicon-on-nothing mosfet device | |
WO2003063202A2 (en) | Field effect transistor having source and/or drain forming schottky or schottky-like contact with strained semiconductor substrate | |
US6300207B1 (en) | Depleted sidewall-poly LDD transistor | |
KR100770536B1 (en) | High voltage semiconductor device and method of manufactruing the high voltage semiconductor device | |
US6949454B2 (en) | Guard ring structure for a Schottky diode | |
US6100159A (en) | Quasi soi device | |
US7575967B2 (en) | Semiconductor integrated circuit device and a manufacturing method for the same | |
US7491598B2 (en) | CMOS circuits including a passive element having a low end resistance | |
US7183593B2 (en) | Heterostructure resistor and method of forming the same | |
US20060157748A1 (en) | Metal junction diode and process | |
CN108231767B (en) | Device structure with multiple nitride layers | |
US5504024A (en) | Method for fabricating MOS transistors | |
KR100658088B1 (en) | Low leakage mos transistor | |
US7172936B2 (en) | Method to selectively strain NMOS devices using a cap poly layer | |
US7442640B2 (en) | Semiconductor device manufacturing methods | |
US20060270165A1 (en) | Multi-layered spacer for lightly-doped drain MOSFETS | |
US9614041B1 (en) | Multi-gate semiconductor devices with improved hot-carrier injection immunity | |
JPH04260335A (en) | Manufacture of field-effect transistor | |
US20020155686A1 (en) | Fabrication method for suppressing a hot carrier effect and leakage currents of I/O devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DONGBUANAM SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, SAN HONG;REEL/FRAME:017204/0896 Effective date: 20051108 |
|
AS | Assignment |
Owner name: DONGBU ELECTRONICS CO., LTD.,KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:DONGANAM SEMICONDUCTOR INC.;REEL/FRAME:017654/0078 Effective date: 20060328 Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:DONGANAM SEMICONDUCTOR INC.;REEL/FRAME:017654/0078 Effective date: 20060328 |
|
AS | Assignment |
Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017654 FRAME 0078;ASSIGNOR:DONGBUANAM SEMICONDUCTOR INC.;REEL/FRAME:017829/0911 Effective date: 20060328 Owner name: DONGBU ELECTRONICS CO., LTD.,KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017654 FRAME 0078. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR SHOULD BE "DONGBUANAM SEMICONDUCTOR INC.";ASSIGNOR:DONGBUANAM SEMICONDUCTOR INC.;REEL/FRAME:017829/0911 Effective date: 20060328 Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017654 FRAME 0078. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR SHOULD BE "DONGBUANAM SEMICONDUCTOR INC.";ASSIGNOR:DONGBUANAM SEMICONDUCTOR INC.;REEL/FRAME:017829/0911 Effective date: 20060328 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20161028 |