US20060055381A1 - Method of forming a multi-phase power supply controller - Google Patents
Method of forming a multi-phase power supply controller Download PDFInfo
- Publication number
- US20060055381A1 US20060055381A1 US10/937,684 US93768404A US2006055381A1 US 20060055381 A1 US20060055381 A1 US 20060055381A1 US 93768404 A US93768404 A US 93768404A US 2006055381 A1 US2006055381 A1 US 2006055381A1
- Authority
- US
- United States
- Prior art keywords
- pwm
- output
- controller
- flip
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/285—Single converters with a plurality of output stages connected in parallel
Definitions
- the present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structure.
- a typical multi-phase power supply system divided a load of the power supply system into several regions.
- the power supply controller was also divided into a number of channels or phases. In some cases, each phase was assigned to a particular region of the load. The different phases had a power switch to provide switching of the input power.
- a pulse width modulator (PWM) circuit provided a variable duty cycle PWM signal to control the switching for each phase. All of the phases were summed together to generate a single output voltage.
- PWM pulse width modulator
- each channel and the associated passive and active components had to be sized to carry the maximum current value instead of an average current value.
- Increasing the current carrying potential of each channel increased the size of the power transistors, associated drivers, passive components, and other portions of system thereby increasing the costs of the power supply system.
- FIG. 1 schematically illustrates a block diagram view of an embodiment of a portion of a power supply system in accordance with the present invention
- FIG. 2 through FIG. 4 schematically illustrate some details of the block diagram of the embodiment of the power supply system of FIG. 1 in accordance with the present invention
- FIG. 5 is a graph having plots that illustrate signals at various points within the power supply system of FIG. 1 and FIGS. 2-4 in accordance with the present invention
- FIG. 6 schematically illustrates an embodiment of a portion of a second power supply system in accordance with the present invention
- FIG. 7 is a graph having plots that illustrate signals at various points within the power supply system of FIG. 6 accordance with the present invention.
- FIG. 8 schematically illustrates a block diagram view of an embodiment of a portion of a third power supply system in accordance with the present invention.
- FIG. 9 through FIG. 12 schematically illustrate some details of the block diagram of the embodiment of the power supply system of FIG. 8 in accordance with the present invention.
- FIG. 13 through FIG. 15 are graphs having plots that illustrate signals at various points within the power supply system of FIG. 8 and FIGS. 9-12 in accordance with the present invention.
- FIG. 16 schematically illustrates an enlarged plan view of a semiconductor device that includes a portion of the power supply system of FIG. 1 in accordance with the present invention.
- current carrying electrode means an element of a device that carries current through the device such as a source or a drain of an MOS transistor or an emitter or a collector of a bipolar transistor
- a control electrode means an element of the device that controls current through the device such as a gate of an MOS transistor or a base of a bipolar transistor.
- FIG. 1 schematically illustrates a block diagram view of an embodiment of a portion of a power supply system 260 .
- FIG. 2 through FIG. 4 schematically illustrate some details of the block diagram of the embodiment of system 260 illustrated in FIG. 1 .
- the block diagram of FIG. 1 illustrates the relative positional relationships between FIGS. 2-4 . This description has references to FIG. 1 through FIG. 4 .
- Power supply system 260 includes a power supply controller 70 that selectively couples different PWM control signals to the outputs of controller 70 for different time periods in order to facilitate selectively driving different power switches with the different PWM control signals. Selectively assigning a different PWM control signal to each output during a different time period assists in distributing among all of the outputs of controller 70 the errors or offsets of the different components of both controller 70 and of system 260 .
- Power supply system 260 receives power between a power input 21 and a power return 22 and provides an output voltage between an output terminal 23 and a return terminal 24 .
- the power applied between input 21 and return 22 typically is a rectified DC signal.
- Return terminal 24 typically is coupled to power return 22 .
- a load (not shown) usually is connected to terminals 23 and 24 to receive the output voltage and a load current from system 260 .
- system 260 typically includes a plurality of power channels including a first power channel 12 , a second power channel 13 , and a third power channel 14 .
- Power channels 12 , 13 , and 14 typically are connected to an energy storage inductor such as respective inductors 27 , 28 , and 29 .
- An energy storage capacitor 26 usually is connected between terminals 23 and 24 .
- Each of power channels 12 , 13 , and 14 typically include a power switch 35 and a driver 38 that provides sufficient current to enable and disable switch 35 .
- switch 35 includes an upper power transistor 36 coupled in a series totem pole configuration with a lower power transistor 37 .
- Such drivers and power switches are well known to those skilled in the art.
- Power channels 12 , 13 , and 14 typically are external to controller 70 but in some embodiments may be included within controller 70 .
- Capacitor 26 and inductors 27 , 28 , and 29 typically are external to controller 70 .
- Controller 70 is formed to include a plurality of drive outputs including drive outputs 17 , 18 , and 19 and generally has one drive output for each power channel of system 260 . Controller 70 is also formed to include a plurality of PWM channels, including a first PWM channel 54 , a second PWM channel 63 , a third PWM channel 71 , and a fourth PWM channel 76 . Each PWM channel is formed to produce a respective first, second, third, and fourth PWM control signal on a respective output of the PWM channel. Controller 70 generally is formed to have more PWM channels than drive outputs, thus, more PWM channels than the power channels of system 260 .
- Controller 70 is formed to selectively connect some of the plurality of PWM control signals to the plurality of drive outputs of during different time periods. Having more PWM channels than drive outputs and power channels facilitates selectively coupling different PWM control signals to different power channels during different time periods. Selectively coupling a different PWM control signal to each drive output during different time periods assists in distributing among all of the outputs of controller 70 the errors or offsets that are associated with the different portions of controller 70 . Thus, the errors or offsets are distributed among all of the phases generated by system 260 .
- the specific algorithm used to control the selection of the PWM control signals and the specific time periods may be one of many different algorithms. For the embodiment illustrated in FIGS.
- controller 70 is formed to selectively couple three of the four PWM control signals from the plurality of PWM channels to the three drive outputs, outputs 17 , 18 , and 19 , during a first time period, and to selectively change the assignment of PWM control signals to the outputs for subsequent different time periods.
- controller 70 implements an algorithm that sequentially rotates the drive outputs through the four PWM control signals generated by controller 70 .
- controller 70 selectively changes the distribution of the assignment of the plurality of outputs among the plurality of PWM control signals for different time periods.
- system 260 and controller 70 can use different selection algorithms. The specific logic and partitioning illustrated for the embodiment of controller 70 illustrated in FIGS.
- 1-4 is one example of an algorithm and associated control logic that provides the function of selectively coupling different PWM control signals to the drive outputs of controller 70 for different time periods and distributing errors of the different elements of controller 70 among each of the outputs of controller 70 and among the phases of system 260 .
- controller 70 also includes a PWM phasing generator or phase generator 80 , a multiplexer clock generator or multiplexer clock or Mux clock 90 , a plurality of multiplexers or Muxs including a first output multiplexer or Mux 124 , a second output multiplexer or Mux 125 , and a third output multiplexer or Mux 126 , in addition to a plurality of multiplexer logic channels including multiplexer logic channels or Mux logic channels 101 , 109 , and 116 .
- Controller 70 is also formed to include a master clock 47 that generates a high-frequency clock master clock (MCLK) utilized to generate the different timing and phasing that will be explained further hereinafter, a voltage reference generator or reference 31 , and an error amplifier 32 .
- Amplifier 32 receives a feedback (FB) signal that is received on a FB input 43 of controller 70 .
- the FB signal is connected to provide a signal that is representative of the output voltage between terminals 23 and 24 .
- Controller 70 receives power between a power input 41 and a power return 42 .
- An internal regulator 46 receives the power from input 41 and generates an internal voltage for operating the elements within controller 70 . Although not shown for simplicity of the drawings, regulator 46 typically is connected between input 41 and return 42 . Return 42 typically is connected to return 22 of system 260 .
- Mux clock 90 along with Mux logic channels 101 , 109 , and 116 are formed to control the select inputs to multiplexers 124 , 125 , and 126 in order to facilitate the selective coupling of PWM control signals to the drive outputs of controller 70 .
- Phase generator 80 along with Mux clock 90 , and Mux logic channels 101 , 109 , and 116 assist in controlling the time periods.
- Mux clock 90 includes D-type flip-flops 92 , 93 , and 94 , inverter 91 , and AND gates 95 , 96 , 97 and 98 that facilitate forming clock signals to operate Mux logic channels 101 , 109 , and 116 .
- Mux logic channel 116 includes D-type flip-flops 117 and 118 and a plurality of AND gates including AND gates 119 , 120 , 121 , and 122 that are formed to generate select signals for Mux 124 .
- MUX logic channel 109 includes D-type flip-flops 110 and 111 , and a plurality of AND gates 112 , 113 , 114 , and 115 that are formed to generate select signals that are applied to Mux 125 .
- Mux logic channel 101 includes D-type flip-flops 102 and 103 and a plurality of AND gates including AND gates 104 , 105 , 106 , and 107 that are formed to generate select signals for Mux 126 .
- First PWM channel 54 includes a ramp generator or ramp 56 and a comparator 57 that are used to generate a first PWM control signal (PWM 1 ) on an output of comparator 57 , thus, on an output of channel 54 .
- Second PWM channel 63 similarly includes a ramp generator or ramp 64 and a comparator 65 that are used to generate a second PWM control signal (PWM 2 ) on an output of comparator 65 , thus, on an output of channel 63 .
- PWM channel 71 includes a ramp generator or ramp 72 and a comparator 73 there utilized to generate a third PWM control signal (PWM 3 ) on an output of comparator 73 , thus, on an output of channel 71 .
- PWM channel 76 includes a ramp generator or ramp 77 and a comparator 78 that are utilized to generate a fourth PWM control signal (PWM 4 ) on an output of comparator 78 , thus, on an output of channel 76 .
- Comparators 57 , 65 , 73 , and 78 receive the error voltage from amplifier 32 and the ramp signal from respective ramps 56 , 64 , 72 , and 77 , and responsively generate the respective PWM control signals. PWM channels that generate such PWM control signals are well known in the art.
- Phase generator 80 includes D-type flip-flops 81 and 82 , and AND gates 83 , 84 , 85 , and 86 that facilitate forming clock signals to operate PWM channels 54 , 63 , 71 , and 76 .
- the clock signals generated by gates 83 , 84 , 85 , and 86 are referred to respectively as PCLK 1 , PCLK 2 , PCLK 3 , and PCLK 4 .
- FIG. 5 is a graph having plots that illustrate some of the operational signals within controller 70 .
- the abscissa illustrates time and the ordinate illustrates various signal levels.
- a plot 180 illustrates the MCLK output of master clock 47 .
- Plots 181 , 182 , 183 , and 184 illustrate the respective PCLK 1 , PCLK 2 , PCLK 3 and PCLK 4 outputs of gates 83 , 84 , 85 , and 86 of phase generator 80 .
- Plots 185 , 186 , 187 , and 188 illustrate the respective ramp signals generated by respective ramps 56 , 64 , 72 , and 77
- plots 200 , 201 , 202 , and 203 illustrate the respective PWM 1 , PWM 2 , PWM 3 , and PWM 4 control signals on the outputs of PWM channels 54 , 63 , 71 , and 76
- a plot 195 illustrates the error voltage output of amplifier 32 relative to the ramps signals generated by ramps 56 , 64 , 72 , and 77 .
- Plots 189 , 191 , and 193 illustrate the respective enable signals generated by the Q outputs of flip-flops 94 , 92 , and 93 of Mux clock 90 .
- Plots 190 , 192 , and 194 illustrate the respective clock signals generated by the outputs of gates 98 , 97 , and 96 of Mux clock 90 .
- Plots 196 , 197 , and 198 illustrate the respective drive signals on drive outputs 17 , 18 , and 19 of controller 70 . This description will have references to FIGS. 1-5 .
- Master clock 47 generates the master clock signal (MCLK) that is utilized to control the phasing and selecting of the PWM control signals coupled to drive outputs 17 , 18 , and 19 .
- Phase generator 80 receives MCLK and generates four non-overlapping PWM clock signals (PCLK 1 , PCLK 2 , PCLK 3 , PCLK 4 ) that are received by the plurality of PWM channels as illustrated by plots 181 , 182 , 183 , and 184 .
- Flip-flops 81 and 82 of phase generator 80 are connected to count using a counting scheme that only changes one output of flip-flops 81 and 82 at each rising edge of MCLK in order to minimize clock glitches.
- flip-flops 81 and 82 are connected to count in a gray code.
- the falling edge of PWM clock signals PCLK 1 , PCLK 2 , PCLK 3 , and PCLK 4 is received by respective ramps 56 , 64 , 72 , and 77 which responsively begin generating ramp signals as illustrated by respective plots 185 , 186 , 187 , and 188 .
- the rising edge of MCLK also forces the output of gate 84 and the corresponding PCLK 2 signal high as illustrated by plots 181 and 182 .
- the high from PCLK 2 is received by ramp 64 which responsively begins a discharge cycle and forces the output low.
- the outputs of gates 85 and 86 and the corresponding PCLK 3 and PCLK 4 signals remain low.
- Ramp 56 receives the falling edge of PCLK 1 and responsively generates a first ramp signal as illustrated by plots 181 and 185 .
- Comparator 57 receives the error voltage from amplifier 32 and the first ramp signal from ramp 56 . As long as the error voltage is greater than the value of ramp signal from ramp 56 , the output of comparator 57 is high as illustrated by plot 200 .
- the rising edge of MCLK drives the output of gate 98 high which resets flop 118 and drives the output of gate 121 low and the output of gate 122 high. This steers output 17 from PWM 2 to PWM 1 and also transitions output 17 from low to high. Because flip-flops 117 and 118 are reset, the output of gate 122 is high and the output of gates 119 , 120 , and 121 are low so that Mux 124 selectively couples the PWM 1 output of PWM channel 54 to output 17 as illustrated by plot 196 .
- Flip-flops 110 and 111 are set, thus the output of gate 112 is high and the outputs of gates 113 , 114 , and 115 are low so that multiplexer 125 selectively couples the PWM 3 output of PWM channel 71 to output 18 as illustrated by plot 197 .
- Flip-flop 102 remains set and Flip-flop 103 remains reset, thus, the output of gate 105 is high and the output of gates 104 , 106 , and 107 are low and multiplexer 126 selectively couples the PWM 4 output of PWM channel 76 to output 19 as illustrated by plot 198 .
- the next falling edge of MCLK changes Mux clock 90 to enable the Mux logic channels to receive MCLK and prepare to select different PWM control signals for the drive outputs of controller 70 on the next rising MCLK edge.
- This falling edge of MCLK sets flip-flop 92 , resets flip-flop 94 , and leaves flip-flop 93 cleared.
- the output of flip-flop 92 provides a high to one input of gate 97 to enable gate 97 to couple MCLK to Mux logic channel 109 .
- the rising edge of MCLK sets flip-flop 81 forcing the output of gate 84 and PCLK 2 low in addition to driving the output of gate 85 and the corresponding PCLK 3 high.
- the output of gates 83 and 86 and the corresponding PCLK 1 and PCLK 4 remain low.
- the low going PCLK 2 is received by ramp 64 which initiates generating a ramp signal as illustrated by plot 186 .
- the rising edge of MCLK is also received by gate 97 of Mux clock 90 which couples MCLK to flip-flops 110 and 111 thereby clearing flip-flop 110 and leaving flip-flop 111 set.
- the outputs of flip flops 110 and 111 force the output of gate 114 high and the outputs of gates 112 , 113 , and 115 low.
- the high on the output of gate 114 selectively enables Mux 125 to couple the PWM 2 output of PWM channel 63 to output 18 of controller 70 .
- multiplexer 125 previously selectively coupled the PWM 3 control signal of channel 71 to output 18 and now selectively couples the PWM 2 control signal of channel 63 to output 18 .
- the next falling edge of MCLK changes Mux clock 90 to enable the Mux logic channels to receive MCLK and prepare to select different PWM control signals for the PWM outputs of controller 70 on the next rising MCLK edge.
- This falling edge of MCLK clears flip-flop 92 and sets flip-flop 93 while leaving flip-flop 94 reset.
- the outputs of flip-flops 92 , 93 , and 94 remove the high to the input of gate 97 and provide a high to one input of gate 96 to couple MCLK to Mux logic channel 101 .
- the rising edge of MCLK is received by gate 96 which couples the rising edge to flip-flops 102 and 103 to set flip-flop 103 .
- the outputs of flip-flops 102 and 103 force the output of gate 104 high and the output of gates 105 , 106 , and 107 low.
- the high on the output of gate 104 selectively enables Mux 126 to couple the PWM 3 output of PWM channel 71 to output 19 of controller 70 .
- multiplexer 126 previously selectively coupled the PWM 4 output of channel 76 to output 19 and now selectively couples the PWM 3 output of channel 71 to output 19 .
- the rising edge of MCLK also clears flip-flop 82 forcing the PCLK 3 output of gate 85 low and the PCLK 4 output of gate 86 high.
- the low going PCLK 3 is received by ramp 72 which responsively initiates generating a ramp signal as illustrated by plot 187 .
- the next falling edge of MCLK changes Mux clock 90 to enable the Mux logic channels to receive MCLK and prepare to select different PWM control signals for the PWM outputs of controller 70 on the next rising MCLK edge.
- This falling edge of MCLK sets flip-flop 94 , clears flip-flop 93 and leaves flip-flop 92 cleared.
- the output of flip-flop 94 provides a high to one input of gate 98 to couple MCLK to Mux logic channel 116 .
- the rising edge of MCLK is also received by gate 98 which couples MCLK to flip-flops 117 and 118 thereby setting flip-flop 117 and leaving flip-flop 118 cleared.
- the outputs of flip flops 117 and 118 force the output of gate 120 high and the outputs of gates 119 , 121 , and 122 low.
- the high on the output of gate 120 selectively enables Mux 124 to couple the PWM 4 output of channel 76 to output 17 of controller 70 .
- Mux 124 previously selectively coupled the PWM 1 output of channel 54 to output 17 and now selectively couples the PWM 4 output of channel 76 to output 17 .
- controller 70 sequentially rotates the selection by decrementing the PWM channel number that is selected for each output Mux. Those skilled in the art realize that the channel number can be incremented instead of decrementing.
- Each rising edge of MCLK also initiates ramp generation in one of PWM channels 54 , 63 , 71 , or 76 .
- the PWM channel selected for the ramp generation is the PWM channel that was idle or not used during the previous MCLK cycle.
- Mux clock 90 selects the Mux logic channel that will change the select inputs of the output Mux on the next rising MCLK edge.
- rotating ramp comparators among ramp generators may also be used to implement the algorithm in addition to rotating entire PWM channels among the outputs.
- master clock 47 has an output commonly connected to an input of inverter 91 , a clock input of flip-flops 81 and 82 , and to a first input of gates 96 , 97 , and 98 .
- An output of inverter 91 is commonly connected to a clock input of flip-flops 92 , 93 , and 94 .
- a Q output of flip-flop 81 is commonly connected to a first input of gates 85 and 86 .
- a Q bar output of flip-flop 81 is commonly connected to a D input of flip-flop 82 and a first input of gate 83 and 84 .
- a Q output of flip-flop 82 is connected to a D input of flip-flop 81 and to a second input of gates 84 and 85 .
- a Q bar output of flip-flop 82 is connected to a second input of gate 83 and 86 .
- An output of gate 83 is connected to an input of ramp 56 .
- An output of gate 84 is connected to an input of ramp 64 .
- An output of gate 85 is connected to an input of ramp 72
- an output of gate 86 is connected to an input of ramp 77 .
- An output of ramp 56 is connected to an inverting input of comparator 57 .
- An output of ramp 64 connected to an inverting input of comparator 65 .
- An output of ramp 72 is connected to an inverting input of comparator 73 , and an output of ramp 77 is connected to an inverting input of comparator 78 .
- An output of comparator 57 is commonly connected to a first input of multiplexers 124 , 125 , and 126 .
- An output of comparator 65 is commonly connected to a second input of multiplexers 124 , 125 , and 126 .
- An output of comparator 73 is commonly connected to a third input of multiplexers 124 , 125 , and 126 .
- An output of comparator 78 is commonly connected to a fourth input of multiplexers 124 , 125 , and 126 .
- An output of multiplexer 124 is connected to output 17 .
- An output of multiplexer 125 is connected to output 18 , and an output of multiplexer 126 is connected to output 19 .
- An output of reference 31 is connected to a non-inverting input of amplifier 32 and an inverting input of amplifier 32 is connected to input 43 .
- An output of amplifier 32 is commonly connected to the non-inverting input of comparators 57 , 65 , 73 , and 78 .
- a Q output of flip-flop 92 is connected to a second input of gate 97 and to a D input of flip-flop 93 .
- a Q bar output of flip-flop 92 is connected to a first input of gate 95 .
- a Q output of flip-flop 93 is connected to a second input of gate 96 and to a D input of flip-flop 94 .
- a Q bar output of flip-flop 93 is connected to a second input of gate 95 .
- An output of gate 95 is connected to a D input of flip-flop 92 .
- a Q output of flip-flop 94 is connected to a second input of gate 98 .
- An output of gate 96 is commonly connected to a clock input of flip-flops 102 and 103 .
- An output of gate 97 is commonly connected to a clock input of flip-flops 110 and 111 .
- An output of gate 98 is commonly connected to a clock input of flip-flops 117 and 118 .
- a Q output of flip-flop 102 is connected to a D input of flip-flop 103 and to a first input of gates 104 and 105 .
- a Q bar output flip-flop 102 is connected to a first input of gates 106 and 107 .
- a Q output of flip-flop 103 is connected to a second input of gates 104 and 106 .
- a Q bar output of flip-flop 103 is connected to a D input of flip-flop 102 and to a second input of gates 105 and 107 .
- An output of gate 107 is connected to a first select input of multiplexer 126 .
- An output of gate 106 is connected to a second select input of multiplexer 126 .
- An output of gate 104 is connected to a third select input of multiplexer 126
- an output of gate 105 is connected to a fourth select input of multiplexer 126 .
- a Q output of flip-flop 110 is connected to a D input of flip-flop 111 and to a first input of gates 112 and 113 .
- a Q bar output of flip-flop 110 is connected to a first input of gates 114 and 115 .
- a Q output of flip-flop 111 is connected to a second input of gates 112 and 114 .
- a Q bar output of flip-flop 111 is connected to a D input of flip-flop 110 and to a second input of gates 113 and 115 .
- An output of gate 115 is connected to a first select input of multiplexer 125 .
- An output of gate 114 is connected to a second select input of multiplexer 125 .
- An output of gate 112 is connected to a third select input of multiplexer 125 , and an output of gate 113 is connected to a fourth select input of multiplexer 125 .
- a Q output of flip-flop 117 is connected to a D input of flip-flop 118 and to a first input of gates 119 and 120 .
- a Q bar output of flip-flop 117 is connected to a first input of gates 121 and 122 .
- a Q output of flip-flop 118 is connected to a second input of gates 119 and 121 .
- a Q bar output of flip-flop 118 connected to a D input of flip-flop 117 and to a second input of gates 120 and 122 .
- An output of gate 122 is connected to a first select input of multiplexer 124 .
- An output of gate 121 is connected to a second select input of multiplexer 124 .
- An output of gate 119 is connected to a third select input of multiplexer 124 , and an output of gate 120 is connected to a fourth select input of multiplexer 124 .
- FIG. 6 schematically illustrates an embodiment of a portion of a power supply system 262 that is an alternate embodiment of system 260 explained in the descriptions of FIGS. 1-4 and FIG. 5 .
- System 262 has a power supply controller 263 that includes a plurality of PWM control channels that generate a plurality of PWM control signals, and also includes a plurality of drive outputs. Controller 263 selectively couples different PWM control signals to the outputs of controller 263 for different time periods to facilitate selectively driving different power switches of system 262 with the different PWM control signals. Controller 263 is formed to selectively couple some of the plurality of PWM control signals to the plurality of outputs during different time periods.
- controller 263 has two PWM channels 54 and 63 and system 262 has two power channels 12 and 13 although more PWM channels and power channels optionally could be added.
- Controller 263 is formed to selectively couple one of the two PWM control signals from the plurality of PWM channels to the plurality of drive outputs during a first time period, and to selectively change the assignment of PWM control signals to the drive outputs for subsequent different time periods. In order to accomplish the changing of the assignments, controller 263 alternately swaps or rotates the PWM control signals between the drive outputs. Thus, controller 263 selectively changes the distribution of the assignment of the plurality of outputs among the plurality of PWM control signals for different time periods.
- Controller 263 is one example of an algorithm and control logic that provides the function of selectively coupling different PWM control signals to the drive outputs for different time periods and distributing errors of the different elements of controller 263 among each of the outputs of controller 263 and among the phases of system 262 .
- system 262 and controller 263 use different selection and assignment algorithms.
- Controller 263 is also formed to adaptively increase or decrease the number of active PWM channels depending on the load current required by the load (not shown) connected between terminals 23 and 24 .
- some embodiments may have more power stages than PWM channels and PWM control signals.
- high load transients may force the suspension of the rotation algorithm in order to maintain accurate regulation of the output voltage.
- the rotation algorithm may be continued at the sacrifice of regulation accuracy.
- Controller 263 includes a PWM phasing generator or phase generator 271 , a multiplexer logic channel or Mux logic channel 272 , a first output multiplexer or Mux 58 , a second output multiplexer or Mux 67 , a divide by two block 48 , a one cycle clock delay block 49 , and another divide by two block 50 .
- Phase generator 271 includes a multiplexer or Mux 53 and a multiplexer or Mux 62 .
- Mux logic channel 272 includes a D-type flip-flop 61 and a NOR gate 59 .
- Block 48 divides MCLK by two to generate another clock signal (CLK 48 ).
- Block 49 delays MCLK by one MCLK cycle and then block 50 divides the delayed MCLK by two to generate another clock signal (CLK 50 ) that is offset from CLK 48 by one MCLK cycle.
- FIG. 7 is a graph having plots that illustrate some of the signals within controller 263 at various points in time.
- the abscissa illustrates time and the ordinate illustrates various signal levels.
- a plot 204 illustrates the MCLK output of master clock 47 .
- a plot 205 illustrates the CLK 48 output signal of divide by two block 48
- a plot 217 illustrates the PCLK 1 output of Mux 53
- a plot 206 illustrates the output of ramp 56
- plot 207 represents the error voltage output of amplifier 32
- a plot 208 represents the CLK 50 output signal of divide by two block 50
- a plot 218 illustrates the PCLK 2 output signal of Mux 62
- a plot 209 illustrates the output of ramp 64
- a plot 210 illustrates the PWM 1 output of PWM channel 54
- a plot 211 illustrates the PWM 2 output of PWM channel 63
- a plot 212 illustrates the output of gate 59
- a plot 213 illustrates the Q bar output of
- controller 263 is formed to use one PWM channel and two drive outputs under typical operating conditions, and to have the second PWM channel ready to generate a PWM control signal.
- both PWM channels are used to couple PWM control signals to outputs 17 and 18 including overlapping operation of the two PWM channels.
- controller 263 senses the decreased load demand and selectively couples a single PWM control signal to different outputs of controller 263 , thus, to different power stages during different time periods in order to distribute the errors and offsets of controller 263 and system 262 among the power stages. This makes the error in the power stages substantially equal.
- Controller 263 compares the PWM control signals (PWM 1 and PWM 2 ) on the outputs of the PWM channels in order to detect the decreased load current demand.
- Gate 59 compares the output of channels 54 and 63 , and changes the state of flip-flop 61 when both of channels 54 and 63 are inactive. Changing the state of flip-flop 61 selectively changes the clock signals applied to ramps 56 and 64 and selectively changes the PWM control signal from channels 54 and 63 that is applied to outputs 17 and 18 . As long as the active state of the outputs of channels 54 and 63 overlap, the state of flip-flop 61 is static and the PWM channels applied to the outputs 17 and 18 remain static.
- the Q bar output of flip-flop 61 Prior to time T 0 and assuming that flip-flop 61 is set, the Q bar output of flip-flop 61 is low and selects the channel B input of Mux 62 to couple CLK 50 to the output of Mux 62 as PCLK 2 .
- the low from flip-flop 61 also selects the B input of Mux 53 and couples CLK 48 to the output of Mux 53 as PCLK 1 .
- CLK 50 goes high causing PCLK 2 to also go high.
- the high on PCLK 2 is received by ramp 64 which responsively initiates generating a ramp signal that is coupled to the input of comparator 65 as illustrated by plot 209 .
- the PWM 2 output of comparator 65 is high as illustrated by plot 211 .
- the low CLK 48 signal of block 48 is coupled through Mux 53 to PCLK 1 . Since PCLK 1 is low, ramp 56 is in a previous charging state and the PWM 1 output of comparator 57 is low.
- the low from flip-flop 61 also selects the B input channel of output Mux 67 and selectively couples PWM 2 to output 18 as illustrated by plot 215 . Additionally, the low from flip-flop 61 also selects the B input channel of Mux 58 and selectively couples PWM 1 to output 17 as illustrated by plot 214 .
- the next rising edge of MCLK increments block 50 and forces CLK 50 high.
- the rising edge of CLK 50 is coupled through Mux 62 to PCLK 2 which initiates a ramp signal from ramp 64 .
- the ramp signal forces PWM 2 high which is selectively coupled to output 18 through output Mux 67 (plot 215 ).
- the load current demand has decreased as indicated by plot 207 . Because of the decreased load current demand, the error voltage decreases and the PWM 2 output of comparator 65 goes low prior to the next rising edge of CLK 48 . Since both PWM 1 and PWM 2 are low, the output of gate 59 goes high changing the state of flip-flop 61 and forcing the Q bar output high.
- the high from flip-flop 61 is applied to multiplexers 53 , 58 , 62 , and 67 and multiplexers 53 , 58 , 62 , and 67 to responsively select input channel A instead of input channel B.
- Mux 53 now selects CLK 50 to PCLK 1
- Mux 62 selects CLK 48 to PCLK 2
- output Mux 58 selectively couples the PWM 2 output of channel 63 to output 17
- Mux 67 selectively couples the PWM 1 output of channel 54 to output 18 .
- the rising edge of MCLK increments block 48 and forces CLK 48 high.
- Mux 62 now selectively couples CLK 48 to PCLK 2 , thus, the high going CLK 48 is coupled to ramp 64 to initiate a ramp signal and to force PWM 2 high as illustrated by plots 209 and 211 .
- Output Mux 58 now selectively couples PWM 2 to output 17 thereby forcing output 17 high as illustrated in plot 214 .
- Mux 53 selectively couples CLK 50 to PCLK 1 and ramp 56 . Since CLK 50 is low, ramp 56 continues the previous charging cycle and PWM 1 remains low.
- Output Mux 67 selectively couples PWM 1 to output 18 to force output 18 low as illustrated by plot 215 .
- the output of comparator 65 drives PWM 2 low at time T 5 prior to the next rising edge of MCLK, thus, prior to the next rising edge of either PCLK 1 or PCLK 2 . Since the outputs of both comparators 57 and 65 are low, the output of gate 59 once again goes high forcing the Q bar output of flip-flop 61 low.
- the low from flip-flop 61 causes Mux 53 to select the B input and again couple CLK 48 to PCLK 1 and causes Mux 62 to once again select the B input and couple the CLK 50 to PCLK 2 .
- the low from flip-flop 61 also causes output Muxs 58 and 67 to again select the B input and respectively selectively couple PWM 1 to output 17 and PWM 2 to output 18 .
- CLK 50 goes high causing PCLK 2 to also go high.
- the high on PCLK 2 generates a ramp signal from ramp 64 that is coupled to the input of comparator 65 and forces PWM 2 high as illustrated by plots 209 and 211 .
- CLK 48 is low.
- the low CLK 48 is coupled through Mux 53 to PCLK 1 which leaves ramp 56 in the previous charging state and leaves PWM 1 , thus output 17 , low.
- PWM 2 goes low prior to CLK 48 initiating another ramp from ramp 56 . Since PWM 1 and PWM 2 are both low, the output of gate 59 goes high again and changes the state of flip-flop 61 by forcing the Q bar output high. The high from flip-flop 61 is applied to multiplexers 53 , 58 , 62 , and 67 and causes multiplexers 53 , 58 , 62 , and 67 to select input channel A instead of input channel B. Thus, Mux 53 again applies CLK 50 to PCLK 1 , and Mux 62 applies CLK 48 to PCLK 2 .
- output Mux 58 selectively couples PWM 2 to output 17
- output Mux 67 selectively couples PWM 1 to output 18 .
- the rising edge of MCLK clocks block 48 and forces CLK 48 high.
- Mux 62 couples CLK 48 to PCLK 2 , thus, the high going CLK 48 signal is coupled to ramp 64 to initiate a ramp signal and to force PWM 2 high as illustrated by plots 209 and 211 .
- Output Mux 58 now selectively couples PWM 2 to output 17 thereby forcing output 17 high as illustrated in plot 214 .
- Mux 53 now couples CLK 50 to PCLK 1 and ramp 56 . Since CLK 50 is low, ramp 56 continues the previous charging cycle and PWM 1 remains low.
- Output Mux 67 selectively couples PWM 1 to output 18 to force output 18 low as illustrated by plot 215 .
- the output of master clock 47 is connected to an input of block 48 and to an input of block 49 .
- An output of block 48 is connected to a first input of multiplexers 53 and 62 .
- An output of block 49 is connected to an input of block 50 .
- Block 50 has an output connected to a second input of multiplexers 53 and 62 .
- An output of Mux 53 is connected to the input of ramp 56 .
- the output of ramp 56 is connected to the inverting input comparator 57 .
- An output of Mux 62 is connected to the input of ramp 64 .
- the output of ramp 64 is connected to the inverting input of comparator 65 .
- the output of amplifier 32 is connected to the non-inverting input of comparators 57 and 65 .
- the output of comparator 57 is commonly connected to a first input of gate 59 and to a first input of multiplexers 58 and 67 .
- the output of comparator 65 is commonly connected to a second input of gate 59 and to a second input of multiplexers 58 and 67 .
- An output of Mux 58 is connected to output 17
- an output of Mux 67 is connected to output 18 .
- An output of gate 59 is connected to a clock input of flip-flop 61 .
- a Q bar output of flip-flop 61 is commonly connected to the D input of flip-flop 61 and to a select input of multiplexers 53 , 58 , 62 , and 67 .
- FIG. 8 schematically illustrates a block diagram view of an embodiment of a portion of a power supply system 265 that is an alternate embodiment of system 260 explained in the descriptions of FIGS. 1-4 and FIG. 5 and an alternate embodiment of system 262 explained in the descriptions of FIG. 6 and FIG. 7 .
- FIG. 9 through FIG. 12 schematically illustrate some details of the block diagram of the embodiment of system 265 illustrated in FIG. 8 .
- the block diagram of FIG. 8 illustrates the relative positional relationships between FIGS. 9-12 .
- Power supply system 265 has a power supply controller 266 that includes a plurality of PWM control channels that generate a plurality of PWM control signals, and also includes a plurality of drive outputs.
- Controller 266 is an alternate embodiment of controller 70 that was explained in the description of FIGS. 1-5 and an alternate embodiment of controller 263 that was explained in the description of FIGS. 6-7 .
- Controller 266 selectively couples different PWM control signals to the outputs of controller 266 for different time periods to facilitate selectively driving different power switches of system 265 with the different PWM control signals.
- Controller 266 is formed to selectively couple some of the plurality of PWM control signals to the plurality of outputs during different time periods. Selectively assigning a different PWM control signal to at least a portion of the outputs during different time periods assists in distributing among all of the outputs of controller 266 the errors or offsets that are associated with the different portions of controller 266 and system 265 . Thus, the errors or offsets are distributed among all of the phases generated by system 265 .
- the specific algorithm used to control the selection of the PWM channels and the specific time periods may be one of many different algorithms. For the embodiment illustrated in FIGS.
- controller 266 is formed to selectively couple three of the four PWM control signals from the plurality of PWM channels to the three drive outputs, outputs 17 , 18 , and 19 , during a first time period, and to selectively change the assignment of PWM control signals to the outputs for subsequent different time periods.
- controller 266 implements an algorithm that sequentially rotates the drive outputs through the four PWM control signals generated by controller 266 .
- controller 266 selectively changes the distribution of the assignment of the plurality of outputs among the plurality of PWM control signals for different time periods.
- Other embodiments of system 265 and controller 266 can use different selection algorithms. The specific logic and partitioning illustrated for the embodiment of controller 266 illustrated in FIGS.
- Controller 8-12 is one example of an algorithm and associated control logic that provides the function of selectively coupling different PWM control signals to the drive outputs of controller 266 for different time periods and distributing errors of the different elements of controller 266 among each of the outputs of controller 266 and among the phases of system 265 .
- Controller 266 implements the above described algorithm operation when the load current demand is high. When the load current demands are lower, controller 266 detects the decreased load demand and selectively couples a single PWM control signal to the drive outputs of controller 266 during different time periods in order to distribute the errors and offsets of controller 266 and system 265 among the power stages. Since only one PWM control signal is used, there is only one error, and this makes the error equal in all drive outputs. This is referred to as the OnePWM mode.
- Operation in the OnePWM mode makes the error in the power stages substantially equal.
- the specific logic and partitioning illustrated for the embodiment of controller 266 illustrated in FIGS. 8-12 is one example of an algorithm and associated control logic that provides the function of selectively coupling a smaller number of PWM control signals to the drive outputs of controller 266 when load demand is static, or low.
- controller 266 includes a PWM phasing generator or phase generator 166 , a multiplexer clock generator or multiplexer clock or Mux clock 247 , a plurality of multiplexer logic channels including multiplexer logic channels or Mux logic channels 130 , 137 , and 144 , a first PWM latch 283 , a second PWM latch 284 , and a third PWM latch 285 .
- Controller 266 is also formed to include an overlap detector 151 , an overlap transition controller 275 , a control clock 286 that generates a high-frequency clock, and a clock timing block 155 that receives the control clock (CCLK) output of clock 286 and assists in generating the different timing and phasing that will be explained further hereinafter.
- CCLK control clock
- Clock timing block 155 includes D-type flip-flops 156 and 161 , an R-S latch 176 , AND gates 160 , 163 164 , and 177 , NOR gate 159 , OR gate 165 , and inverters 157 , 158 , and 162 .
- Clock timing block 155 receives the control clock signal (CCLK) from clock 286 and utilizes CCLK to form various timing control signals to control the operation of controller 266 .
- Flip-flop 156 divides CCLK by two to form the master clock signal (MCLK) that functions similarly to MCLK that was explained in the description of FIGS. 1-5 .
- Inverters 157 , 158 , and 162 , along with NOR gate 159 and AND gate 163 are utilized to form an S clock signal (SCLK) on the output of gate 163 that is utilized for initializing the state of phase generator 166 , and Mux logic channels 130 , 137 , and 144 .
- SCLK has a frequency that is approximately equal to the frequency of MCLK but has a narrow pulse width that is formed by an edge detector configuration of inverter 162 and gate 163 .
- NOR gate 159 receives both CCLK and MCLK in order to form a narrow pulse that has a width of approximately equal to one-half of the cycle time of CCLK whenever MCLK is low. The frequency of the pulse is approximately equal to the frequency of MCLK.
- the output of gate 159 clocks the high state of the output of detector 151 into flip-flop 161 , through gate 160 , if the Q output of flip-flop 93 is high, and the low state of the output of detector 151 into flip-flop 161 regardless of the state of flip-flop 93 , in order to form the OnePWM signal on the Q output of flip-flop 161 .
- the OnePWM signal is used to control the operation of controller 266 during light load conditions.
- Phase generator 166 includes AND gates 83 - 86 in addition to D-type flip-flops 167 and 168 that facilitate forming clock signals to operate PWM channels 54 , 63 , 71 , and 76 similarly to phase generator 80 illustrated in FIGS. 1-4 .
- flip-flops 167 and 168 have a reset input that is controlled by clock timing block 155 in order to control operation during the OnePWM mode as will be seen further hereinafter.
- Latches 283 , 284 , and 285 facilitate starting the active state of the output drive signals at different times when using the same PWM channel in the OnePWM mode.
- latches 283 - 285 are set by outputs of Mux clock 247 , and are reset by the output of PWM channels 54 , 63 , 71 , and 76 through Muxs 124 - 126 , latches 283 - 285 facilitate implementing trailing edge modulation, although the same approach could be used to implement leading edge modulation. It should be noted Athat the connections to the inverting and non-inverting inputs of comparators 57 , 65 , 73 , and 78 are reversed with respect to FIG. 1 in order to facilitate the operation of latches 283 - 285 .
- Mux clock 247 along with Mux logic channels 130 , 137 , and 144 are formed to control the select inputs to multiplexers 124 , 125 , and 126 in order to facilitate selectively coupling the PWM control signals to the drive outputs of controller 266 .
- Phase generator 166 along with Mux clock 247 , clock timing block 155 , and Mux logic channels 130 , 137 , and 144 assist in controlling the time periods.
- Mux clock 247 is similar to Mux clock 90 of FIGS. 1-4 , however, the outputs of Mux clock 247 are modified by overlap transition controller 275 that assists in controlling the clocking of Mux logic channels 130 , 137 , and 144 .
- Controller 275 includes OR gates 248 , 250 , and 252 , and AND gates 254 , 255 , 256 .
- Mux clock 247 includes inverter 91 , AND gate 95 , D-type flip-flops 92 , 93 , and 94 that function similarly as explained in the description of FIGS. 1-5 and OR gates 248 , 250 , and 252 that assist in controlling the time when MCLK is enabled to clock respective Mux logic channels 130 , 137 , and 144 during and immediately after the OnePWM mode.
- Mux logic channels 130 , 137 , and 144 are similar to Mux logic channels 101 , 109 , and 116 of FIGS.
- Mux logic channels 130 , 137 , and 144 are configured to be reset by clock timing block 155 , through AND gate 278 in order to control operation during the OnePWM Mode.
- Mux logic channel 130 includes D-type flip-flops 131 and 132 and a plurality of AND gates including AND gates 133 , 134 , 135 , and 136 that are formed to generate select signals for Mux 126 .
- Mux logic channel 137 includes D-type flip-flops 138 and 139 , and a plurality of AND gates 140 , 141 , 142 , and 143 that are formed to generate select signals that are applied to Mux 125 .
- Mux logic channel 144 includes D-type flip-flops 145 and 146 and a plurality of AND gates including AND gates 147 , 148 , 149 , and 150 that are formed to generate select signals for Mux 124 .
- Each set of flip-flops 131 and 132 , 138 and 139 , and 145 and 146 form counters that control the selection of which PWM control signal is coupled to drive outputs 17 - 19 by respective channels 130 , 137 , and 144 .
- FIGS. 13-15 are graphs having plots that illustrate some of the signals within controller 266 at various points in time. The plots appear on three graphs to provide sufficient spacing to view the graphs for clarity of the drawings.
- the abscissa illustrates time and the ordinate illustrates various signal levels.
- a plot 219 illustrates the CCLK output signal from clock 286
- a plot 221 illustrates the MCLK output of flip-flop 156 .
- a plot 220 illustrates the output of gate 159
- a plot 222 illustrates the OFF output signal of detector 151
- a plot 224 illustrates the OnePWM output signal from flip-flop 161
- a plot 290 illustrates the SCLK signal on the output of gate 163
- a plot 216 illustrates a MINH signal generated on the Q bar output of latch 176
- a plot 226 illustrates a MUXINIT signal generated on the output of gate 278
- a plot 225 illustrates a RINIT output signal of gate 164
- a plot 227 illustrates PCLK 1
- a plot 228 illustrates PCLK 2
- a plot 229 illustrates PCLK 3
- a plot 230 illustrates PCLK 4 .
- Plots 185 , 186 , 187 , and 188 illustrate the respective ramp signals generated by respective ramps 56 , 64 , 72 , and 77
- plot 195 illustrates the error voltage
- Plots 196 , 197 , 198 , and 199 illustrate the respective PWM 1 , PWM 2 , PWM 3 , and PWM 4 control signals on the outputs of PWM channels 54 , 63 , 71 , and 76
- Plots 236 , 238 , and 240 illustrate the respective enable signals generated by the Q outputs of flip-flops 93 , 94 , and 92 of Mux clock 247 .
- Plots 237 , 239 , and 241 illustrate the respective clock signals generated by the outputs of gates 252 , 250 , and 248 .
- Plots 243 , 244 , and 245 illustrate the respective drive signals on drive outputs 17 , 18 , and 19 of controller 266 .
- the duty cycle of PWM channels 54 , 63 , 71 , and 76 decreases until at some point the Q output of output latches 283 , 284 , and 285 are all low.
- An OR gate 153 and a NOR gate 152 of detector 151 detects the all low output condition which forces the output of gate 152 high.
- the Q output of flip-flop 93 becomes high, the high from detector 151 is latched into flip-flop 161 by the output of gate 159 to start the OnePWM mode as illustrated by plot 224 at a time prior to a time T 0 , and at time T 15 .
- controller 266 uses the PWM control signal from one of PWM channels 54 , 63 , 71 , or 66 to drive each of outputs 17 - 19 .
- the OnePWM signal is used to control Mux logic channels 130 , 137 , and 144 to select the same PWM channel for every cycle as long as the OnePWM signal is active.
- the OnePWM signal enables the flip-flops of channels 130 , 137 , and 144 to be repeatedly reset whenever the Q output of flip-flop 93 is high.
- channel 130 When channel 130 resets, it selects PWM 4 , when channel 137 resets, it selects PWM 3 , and when channel 144 resets, it selects PWM 2 so that the channels will select the proper sequence of PWM channels should the OnePWM signal go low, indicating overlap, and the need for simultaneous use of more than one PWM channel.
- the states of Mux logic channels 130 , 137 , and 144 select PWM 1 when the corresponding output of latches 283 , 284 , and 285 become set, since in the OnePWM mode MCLK is fed to the clock inputs of all Mux logic channels by gates 277 , 248 , 250 and 252 .
- the RINIT signal repeatedly resets flip-flops 167 and 168 to cause phase generator 166 to repeatedly initiate a ramp generation in the same PWM channel that is selected by Mux logic channels 130 , 137 , and 144 .
- a light load condition is detected and the output of detector 151 as the off signal (OFF) goes high.
- OFF is clocked into flip-flop 161 when the Q output of flip-flop 93 is high as described hereinbefore which forces OnePWM high, as indicated by plot 224 , to reset flip-flops 167 - 168 , 131 - 132 , 138 - 139 , and 145 - 146 .
- the high OnePWM signal sets latch 176 .
- the output of latch 176 drives the output of gates 254 , 255 , and 256 low in order to block MCLK from affecting channels 130 , 137 , and 144 .
- the output of gate 136 of channel 130 is high so that Mux 126 couples the output of PWM 4 to the reset input of latch 285 .
- the output of gate 143 of channel 137 is high so Mux 125 couples the output of PWM 3 to the reset input of latch 284 .
- the output of gate 150 of channel 144 is high so Mux 124 couples the output of PWM 2 to the reset input of latch 283 .
- the state of flip-flops 92 - 94 continues to control the steering of MCLK to sequentially set latches 283 , 284 , and 285 based on the Q output of respective flip-flops 93 , 94 , and 92 .
- flip-flop 93 has been set, enabling the rising edge of MCLK to set latch 283 through gate 281 .
- MCLK also clocks all Mux logic channels to select the next lower number PWM channel, setting channel 144 to PWM 1 , and clocks flip-flops 167 - 168 to initiate ramp 56 .
- the output of ramp 56 and the error voltage coincide, forcing PWM 1 high as indicated by plot 196 .
- the high from PWM 1 resets latch 283 as illustrated by plot 243 .
- the trailing edge of MCLK changes the state of flip-flops 92 - 94 forcing the output of flip-flop 93 low and the output of flip-flop 94 high as illustrated by plots 236 and 238 .
- the high from the output of flip-flop 94 enables gate 280 to allow the next rising edge of MCLK to set latch 284 at a time T 3 as illustrated by plot 244 .
- Mux logic channel 137 also receives MCLK, it has received two MCLK rising edges since being reset, and selects PWM 1 . The next rising edge of PWM 1 at a time T 4 resets latch 284 through Mux 125 forcing output 18 low as illustrated by plot 244 .
- the next falling edge of MCLK changes the state of flip-flops 92 - 94 to set flip-flop 92 , clear flip-flop 94 , and leave flip-flop 93 cleared.
- the high Q output of flip-flop 92 enables gate 279 to allow the next rising edge of MCLK to set latch 285 . Since Mux logic channel 130 also receives MCLK, it has received three MCLK rising edges since being reset, and selects PWM 1 . The next rising edge of PWM 1 just subsequent to time T 4 resets latch 285 through Mux 126 forcing output 19 low as illustrated by plot 245 .
- This algorithm of steering MCLK to sequentially set latches 283 , 284 , and 285 and steering the PWM 1 output of channel 54 to reset latches 283 - 285 as a function of the error voltage continues as long as OnePWM is active.
- Each rising edge of Gate 159 stores the state of OFF into flip-flop 161 .
- OFF transitions between active and inactive as a function of outputs 17 , 18 , and 19 .
- OFF is inactive when flip-flop 161 is clocked, thereby forcing OnePWM low and disabling the OnePWM mode as illustrated by plot 224 .
- gates 254 , 255 , 256 , and 277 are used to block MCLK from changing the state of the Mux logic channels.
- the state of Mux logic channels 130 , 137 , and 144 do not change since MCLK can no longer get to the Mux logic through gates 254 , 255 , and 256 , and a high Q output of flip-flop 93 is needed before an SCLK reset of latch 176 allows MCLK through gates 254 - 256 .
- the Q output of flip-flop 93 and the OnePWM signal are both high and SCLK resets Mux logic channel 137 to cause MUX 125 to select PWM 3 .
- one MCLK rising edge through gate 277 changes Mux logic channel 137 to cause MUX 125 to select PWM 2 .
- the Q output of flip-flop 94 is high which enables gate 280 to allow MCLK to set latch 284 , and the high output of Mux logic gate 141 causes Mux 125 to select channel B to couple PWM 2 of channel 63 to the reset input of latch 284 .
- Mux logic channel 130 continues to select PWM 3 , having received one MCLK rising edge since the previous reset set it to select PWM 4 .
- the next falling edge of MCLK increments flip-flops 92 - 94 to set flip-flop 93 and clear flip-flop 92 .
- the high Q output of flip-flop 93 enables gate 177 to couple SCLK to the reset input of latch 176 .
- MCLK goes high which sets latch 283 and also increments the counters of channel 144 by setting flip-flop 146 .
- the high on the Q output of flip-flop 146 forces the output of gate 147 high enabling the select D input of Mux 124 to couple PWM 4 of channel 76 to the reset input of latch 283 .
- controller 266 After time T 9 and as long as the OFF output of detector 151 remains low, controller 266 operates similarly to controller 70 that was explained in the description of FIGS. 1-5 . In the event that OFF and Q 93 are high upon the rising edge of the output of gate 159 , controller 266 reverts to the OnePWM mode as explained hereinbefore.
- control clock 286 has an output commonly connected to a first input of gate 159 , and a clock input of flip-flop 156 .
- a Q bar output of flip-flop 156 is commonly connected to a second input of gate 159 , a D input of flip-flop 156 , an input of inverter 91 , a clock input of flip-flops 167 and 168 , and a first input of an AND gate 277 .
- An output of gate 159 is commonly connected to a clock input of flip-flop 161 , and an input of inverter 157 .
- An output of inverter 157 is connected to an input of inverter 158 .
- An output of inverter 158 is commonly connected to a first input of gate 163 , and an input of inverter 162 .
- An output of inverter 162 is connected to a second input of gate 163 .
- a Q output of flip-flop 161 is connected to a first input of gate 164 , a set input of latch 176 , a first input of gate 165 , and a second input of gate 277 .
- An output of gate 165 is connected to a first input of gate 160 .
- An output of gate 160 is connected to the D input of flip-flop 161 .
- An output of gate 163 is connected to a second input of gate 164 , and a first input of gate 177 .
- An output of gate 164 is connected to a clear input of flip-flops 167 and 168 , and a first input of gate 278 .
- An output of inverter 91 is connected to a clock input of flip-flops 92 , 93 , and 94 .
- a Q output of flip-flop 92 is connected to a D input of flip-flop 93 and to a first input of gate 279 .
- a Q bar output of flip-flop 92 is connected to a first input of gate 95 .
- a Q output of flip-flop 93 is connected to a D input of flip-flop 94 , to a first input of gate 281 , and to a second input of gates 165 , 177 , and 278 .
- a Q bar output of flip-flop 93 is connected to a second input of gate 95 .
- An output of gate 95 is connected to a D input of flip-flop 92 .
- a Q output of flip-flop 94 is connected to a first input of gate 280 .
- a second input of gates 279 , 280 , and 281 are commonly connected to the Q bar output of flip-flop 156 .
- An output of gate 279 is connected to a first input of gate 254 and to the set input of latch 285 .
- An output of gate 280 is connected to a set input of latch 284 and to a first input of gate 255 .
- An output of gate 281 is connected to a set input of latch 283 and to a first input of gate 256 .
- a second input of gates 254 , 255 , and 256 are commonly connected to a Q bar output of latch 176 .
- An output of gate 254 is connected to a first input of gate 248 .
- An output of gate 255 is connected to a first input of gate 250 .
- An output of gate 256 is connected to a first input of gate 252 .
- a second input of gates 248 , 250 , and 252 are commonly connected to an output of gate 277 .
- An output of gate 248 is connected to a clock input of flip-flops 131 and 132 .
- An output of gate 250 is connected to a clock input of flip-flops 138 and 139 .
- An output of gate 252 is connected to a clock input of flip-flops 145 and 146 .
- An output of gate 278 is connected to clear inputs of flip-flops 131 , 132 , 138 , 139 , 145 , and 146 .
- a Q output of flip-flop 145 is connected to a D input of flip-flop 146 and to a first input of gates 147 and 148 .
- a Q bar output of flip-flop 145 is connected to a first input of gates 149 and 150 .
- a Q output of flip-flop 146 is connected to a second input of gates 147 and 149 .
- a Q bar output of flip-flop 146 is connected to a D input of flip-flop 145 and to a second input of gates 148 and 150 .
- An output of gate 148 is connected to a first select input of multiplexer 124 .
- An output of gate 150 is connected to a second select input of multiplexer 124 .
- An output of gate 149 is connected to a third select input of multiplexer 124 , and an output of gate 147 is connected to a fourth select input of multiplexer 124 .
- a Q output of flip-flop 138 is connected to a D input of flip-flop 139 and to a first input of gates 140 and 141 .
- a Q bar output of flip-flop 138 is connected to a first input of gates 142 and 143 .
- a Q output of flip-flop 139 is connected to a second input of gates 140 and 142 .
- a Q bar output of flip-flop 139 is connected to a D input of flip-flop 138 and to a second input of gates 141 and 143 .
- An output of gate 140 is connected to a first select input of multiplexer 125 .
- An output of gate 141 is connected to a second select input of multiplexer 125 .
- An output of gate 143 is connected to a third select input of multiplexer 125 .
- An output of gate 142 is connected to a fourth select input of multiplexer 125 .
- a Q output of flip-flop 131 is connected to a D input of flip-flop 132 and to a first input of gates 133 and 134 .
- a Q bar output of flip-flop 131 is connected to a first input of gates 135 and 136 .
- a Q output of flip-flop 132 is connected to a second input of gates 133 and 135 .
- a Q bar output of flip-flop 132 is connected to a D input of flip-flop 131 and to a second input of gates 134 and 136 .
- An output of gate 135 is connected to a first select input of multiplexer 126 .
- An output of gate 133 is connected to a second select input of multiplexer 126 .
- An output of gate 134 is connected to a third select input of multiplexer 126 .
- An output of gate 136 is connected to a fourth select input of multiplexer 126 .
- An output of multiplexer 124 is connected to a reset input of latch 283 .
- a Q output of latch 283 is connected to output 17 and to a first input of gate 153 .
- An output of multiplexer 125 is connected to a reset input of latch 284 .
- a Q output of latch 284 is connected to output 18 and to a second input of gate 153 .
- An output of multiplexer 126 is connected to a reset input of latch 285 .
- a Q output of latch 285 is connected to output 19 into a first input the gate 152 .
- a second input of gate 152 is connected to an output of gate 153 .
- An output of gate 152 is connected to a second input of gate 160 .
- FIG. 16 schematically illustrates an enlarged plan view of a portion of an embodiment of a semiconductor device 300 that is formed on a semiconductor die 301 .
- Controller 70 is formed on die 301 .
- Die 301 may also include other circuits that are not shown in FIGS. 1-4 for simplicity of the drawing.
- Controller 70 and device 300 are formed on die 301 by semiconductor manufacturing techniques that are well known to those skilled in the art.
- controller 263 or 266 may be formed on die 301 instead of controller 70 .
- a novel device and method is disclosed. Included, among other features, is forming a power supply controller that is configured to selectively rotate PWM control signals from a plurality of PWM controllers among a plurality of outputs. Using different PWM control signals during different time periods spreads the errors of the different PWM control loops over all of the outputs of the power supply controller and improves system operation.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
- Inverter Devices (AREA)
Abstract
Description
- The present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structure.
- In the past, the electronics industry utilized various methods and structures to produce multi-phase power supply systems. A typical multi-phase power supply system divided a load of the power supply system into several regions. The power supply controller was also divided into a number of channels or phases. In some cases, each phase was assigned to a particular region of the load. The different phases had a power switch to provide switching of the input power. A pulse width modulator (PWM) circuit provided a variable duty cycle PWM signal to control the switching for each phase. All of the phases were summed together to generate a single output voltage. One problem with the prior controllers was offset errors and inaccuracies in the components within the controllers. For example, the error amplifiers had input offset errors and the PWM comparators had threshold differences. The ability to equally share the load current between the channels or phases was affected by these and other variations in the respective PWM circuits and switches. For example different PWM comparators may have different offsets that affected the PWM duty cycles and the resulting load currents, variations in the values of passive components such as ramp capacitors often affected the load currents. Thus, each channel and the associated passive and active components had to be sized to carry the maximum current value instead of an average current value. Increasing the current carrying potential of each channel increased the size of the power transistors, associated drivers, passive components, and other portions of system thereby increasing the costs of the power supply system.
- Accordingly, it is desirable to have a method of forming a multi-phase power supply system and power supply controller that more equally distributes the load current between each of the phases, that reduces the cost of the switches, and that reduces the costs of the passive components of the system.
-
FIG. 1 schematically illustrates a block diagram view of an embodiment of a portion of a power supply system in accordance with the present invention; -
FIG. 2 throughFIG. 4 schematically illustrate some details of the block diagram of the embodiment of the power supply system ofFIG. 1 in accordance with the present invention; -
FIG. 5 is a graph having plots that illustrate signals at various points within the power supply system ofFIG. 1 andFIGS. 2-4 in accordance with the present invention; -
FIG. 6 schematically illustrates an embodiment of a portion of a second power supply system in accordance with the present invention; -
FIG. 7 is a graph having plots that illustrate signals at various points within the power supply system ofFIG. 6 accordance with the present invention; -
FIG. 8 schematically illustrates a block diagram view of an embodiment of a portion of a third power supply system in accordance with the present invention; -
FIG. 9 throughFIG. 12 schematically illustrate some details of the block diagram of the embodiment of the power supply system ofFIG. 8 in accordance with the present invention; -
FIG. 13 throughFIG. 15 are graphs having plots that illustrate signals at various points within the power supply system ofFIG. 8 andFIGS. 9-12 in accordance with the present invention; and -
FIG. 16 schematically illustrates an enlarged plan view of a semiconductor device that includes a portion of the power supply system ofFIG. 1 in accordance with the present invention. - For simplicity and clarity of illustration, elements in the figures are not necessarily to scale, and the same reference numbers in different figures denote the same elements. Additionally, descriptions and details of well-known steps and elements are omitted for simplicity of the description. As used herein current carrying electrode means an element of a device that carries current through the device such as a source or a drain of an MOS transistor or an emitter or a collector of a bipolar transistor, and a control electrode means an element of the device that controls current through the device such as a gate of an MOS transistor or a base of a bipolar transistor. Although the devices are explained herein as certain N-channel or P-Channel devices, a person of ordinary skill in the art will appreciate that complementary devices are also possible in accordance with the present invention.
-
FIG. 1 schematically illustrates a block diagram view of an embodiment of a portion of apower supply system 260. -
FIG. 2 throughFIG. 4 schematically illustrate some details of the block diagram of the embodiment ofsystem 260 illustrated inFIG. 1 . The block diagram ofFIG. 1 illustrates the relative positional relationships betweenFIGS. 2-4 . This description has references toFIG. 1 throughFIG. 4 .Power supply system 260 includes apower supply controller 70 that selectively couples different PWM control signals to the outputs ofcontroller 70 for different time periods in order to facilitate selectively driving different power switches with the different PWM control signals. Selectively assigning a different PWM control signal to each output during a different time period assists in distributing among all of the outputs ofcontroller 70 the errors or offsets of the different components of bothcontroller 70 and ofsystem 260.Power supply system 260 receives power between apower input 21 and apower return 22 and provides an output voltage between anoutput terminal 23 and areturn terminal 24. The power applied betweeninput 21 andreturn 22 typically is a rectified DC signal.Return terminal 24 typically is coupled topower return 22. A load (not shown) usually is connected toterminals system 260. In addition tocontroller 70,system 260 typically includes a plurality of power channels including afirst power channel 12, asecond power channel 13, and athird power channel 14.Power channels respective inductors energy storage capacitor 26 usually is connected betweenterminals power channels power switch 35 and adriver 38 that provides sufficient current to enable and disableswitch 35. In some embodiments,switch 35 includes anupper power transistor 36 coupled in a series totem pole configuration with alower power transistor 37. Such drivers and power switches are well known to those skilled in the art.Power channels controller 70.Capacitor 26 andinductors -
Controller 70 is formed to include a plurality of drive outputs includingdrive outputs system 260.Controller 70 is also formed to include a plurality of PWM channels, including afirst PWM channel 54, asecond PWM channel 63, athird PWM channel 71, and afourth PWM channel 76. Each PWM channel is formed to produce a respective first, second, third, and fourth PWM control signal on a respective output of the PWM channel.Controller 70 generally is formed to have more PWM channels than drive outputs, thus, more PWM channels than the power channels ofsystem 260.Controller 70 is formed to selectively connect some of the plurality of PWM control signals to the plurality of drive outputs of during different time periods. Having more PWM channels than drive outputs and power channels facilitates selectively coupling different PWM control signals to different power channels during different time periods. Selectively coupling a different PWM control signal to each drive output during different time periods assists in distributing among all of the outputs ofcontroller 70 the errors or offsets that are associated with the different portions ofcontroller 70. Thus, the errors or offsets are distributed among all of the phases generated bysystem 260. The specific algorithm used to control the selection of the PWM control signals and the specific time periods may be one of many different algorithms. For the embodiment illustrated inFIGS. 1-4 ,controller 70 is formed to selectively couple three of the four PWM control signals from the plurality of PWM channels to the three drive outputs, outputs 17, 18, and 19, during a first time period, and to selectively change the assignment of PWM control signals to the outputs for subsequent different time periods. In order to accomplish the changing of the assignments,controller 70 implements an algorithm that sequentially rotates the drive outputs through the four PWM control signals generated bycontroller 70. Thus,controller 70 selectively changes the distribution of the assignment of the plurality of outputs among the plurality of PWM control signals for different time periods. As will be seen further hereinafter, other embodiments ofsystem 260 andcontroller 70 can use different selection algorithms. The specific logic and partitioning illustrated for the embodiment ofcontroller 70 illustrated inFIGS. 1-4 is one example of an algorithm and associated control logic that provides the function of selectively coupling different PWM control signals to the drive outputs ofcontroller 70 for different time periods and distributing errors of the different elements ofcontroller 70 among each of the outputs ofcontroller 70 and among the phases ofsystem 260. - In order to provide the selective assigning of the PWM signals to the outputs,
controller 70 also includes a PWM phasing generator orphase generator 80, a multiplexer clock generator or multiplexer clock orMux clock 90, a plurality of multiplexers or Muxs including a first output multiplexer or Mux 124, a second output multiplexer orMux 125, and a third output multiplexer orMux 126, in addition to a plurality of multiplexer logic channels including multiplexer logic channels orMux logic channels Controller 70 is also formed to include amaster clock 47 that generates a high-frequency clock master clock (MCLK) utilized to generate the different timing and phasing that will be explained further hereinafter, a voltage reference generator orreference 31, and anerror amplifier 32.Amplifier 32 receives a feedback (FB) signal that is received on aFB input 43 ofcontroller 70. The FB signal is connected to provide a signal that is representative of the output voltage betweenterminals Controller 70 receives power between apower input 41 and apower return 42. Aninternal regulator 46 receives the power frominput 41 and generates an internal voltage for operating the elements withincontroller 70. Although not shown for simplicity of the drawings,regulator 46 typically is connected betweeninput 41 andreturn 42.Return 42 typically is connected to return 22 ofsystem 260. -
Mux clock 90 along withMux logic channels multiplexers controller 70.Phase generator 80 along withMux clock 90, andMux logic channels Mux clock 90 includes D-type flip-flops inverter 91, and ANDgates Mux logic channels Mux logic channel 116 includes D-type flip-flops gates Mux 124.MUX logic channel 109 includes D-type flip-flops gates Mux 125. Similarly,Mux logic channel 101 includes D-type flip-flops gates Mux 126.First PWM channel 54 includes a ramp generator orramp 56 and acomparator 57 that are used to generate a first PWM control signal (PWM1) on an output ofcomparator 57, thus, on an output ofchannel 54.Second PWM channel 63 similarly includes a ramp generator orramp 64 and acomparator 65 that are used to generate a second PWM control signal (PWM2) on an output ofcomparator 65, thus, on an output ofchannel 63.PWM channel 71 includes a ramp generator orramp 72 and acomparator 73 there utilized to generate a third PWM control signal (PWM3) on an output ofcomparator 73, thus, on an output ofchannel 71. Similarly,PWM channel 76 includes a ramp generator orramp 77 and acomparator 78 that are utilized to generate a fourth PWM control signal (PWM4) on an output ofcomparator 78, thus, on an output ofchannel 76.Comparators amplifier 32 and the ramp signal fromrespective ramps Phase generator 80 includes D-type flip-flops gates PWM channels gates PCLK 1,PCLK 2,PCLK 3, andPCLK 4. -
FIG. 5 is a graph having plots that illustrate some of the operational signals withincontroller 70. The abscissa illustrates time and the ordinate illustrates various signal levels. Aplot 180 illustrates the MCLK output ofmaster clock 47.Plots respective PCLK 1,PCLK 2,PCLK 3 andPCLK 4 outputs ofgates phase generator 80.Plots respective ramps PWM channels plot 195 illustrates the error voltage output ofamplifier 32 relative to the ramps signals generated byramps Plots flops Mux clock 90.Plots gates Mux clock 90.Plots drive outputs controller 70. This description will have references toFIGS. 1-5 . -
Master clock 47 generates the master clock signal (MCLK) that is utilized to control the phasing and selecting of the PWM control signals coupled to driveoutputs Phase generator 80 receives MCLK and generates four non-overlapping PWM clock signals (PCLK 1,PCLK 2,PCLK 3, PCLK 4) that are received by the plurality of PWM channels as illustrated byplots flops phase generator 80 are connected to count using a counting scheme that only changes one output of flip-flops flops PCLK 1,PCLK 2,PCLK 3, andPCLK 4 is received byrespective ramps respective plots - During the operation of
controller 70 and assuming that flip-flops flops gate 83 and thecorresponding PCLK 1 is high ensuring thatramp 56 is discharged and that the output oframp 56 is low. The output ofgates corresponding PCLK 2,PCLK 3, andPCLK 4 are all low. At time T0, the rising edge of MCLK sets flip-flop 82 which drives the output ofgate 83 andPCLK 1 low. The rising edge of MCLK also forces the output ofgate 84 and thecorresponding PCLK 2 signal high as illustrated byplots PCLK 2 is received byramp 64 which responsively begins a discharge cycle and forces the output low. The outputs ofgates corresponding PCLK 3 andPCLK 4 signals remain low.Ramp 56 receives the falling edge ofPCLK 1 and responsively generates a first ramp signal as illustrated byplots Comparator 57 receives the error voltage fromamplifier 32 and the first ramp signal fromramp 56. As long as the error voltage is greater than the value of ramp signal fromramp 56, the output ofcomparator 57 is high as illustrated byplot 200. Also at time T0, the rising edge of MCLK drives the output ofgate 98 high which resetsflop 118 and drives the output ofgate 121 low and the output ofgate 122 high. This steersoutput 17 from PWM2 to PWM1 and also transitionsoutput 17 from low to high. Because flip-flops gate 122 is high and the output ofgates Mux 124 selectively couples the PWM1 output ofPWM channel 54 tooutput 17 as illustrated byplot 196. Flip-flops gate 112 is high and the outputs ofgates multiplexer 125 selectively couples the PWM3 output ofPWM channel 71 tooutput 18 as illustrated byplot 197. Flip-flop 102 remains set and Flip-flop 103 remains reset, thus, the output ofgate 105 is high and the output ofgates multiplexer 126 selectively couples the PWM4 output ofPWM channel 76 tooutput 19 as illustrated byplot 198. - The next falling edge of MCLK changes
Mux clock 90 to enable the Mux logic channels to receive MCLK and prepare to select different PWM control signals for the drive outputs ofcontroller 70 on the next rising MCLK edge. This falling edge of MCLK sets flip-flop 92, resets flip-flop 94, and leaves flip-flop 93 cleared. The output of flip-flop 92 provides a high to one input ofgate 97 to enablegate 97 to couple MCLK toMux logic channel 109. - At time T1, the rising edge of MCLK sets flip-
flop 81 forcing the output ofgate 84 andPCLK 2 low in addition to driving the output ofgate 85 and thecorresponding PCLK 3 high. The output ofgates corresponding PCLK 1 andPCLK 4 remain low. The low goingPCLK 2 is received byramp 64 which initiates generating a ramp signal as illustrated byplot 186. The rising edge of MCLK is also received bygate 97 ofMux clock 90 which couples MCLK to flip-flops flop 110 and leaving flip-flop 111 set. The outputs offlip flops gate 114 high and the outputs ofgates gate 114 selectively enablesMux 125 to couple the PWM2 output ofPWM channel 63 tooutput 18 ofcontroller 70. Thus,multiplexer 125 previously selectively coupled the PWM3 control signal ofchannel 71 tooutput 18 and now selectively couples the PWM2 control signal ofchannel 63 tooutput 18. - The next falling edge of MCLK changes
Mux clock 90 to enable the Mux logic channels to receive MCLK and prepare to select different PWM control signals for the PWM outputs ofcontroller 70 on the next rising MCLK edge. This falling edge of MCLK clears flip-flop 92 and sets flip-flop 93 while leaving flip-flop 94 reset. The outputs of flip-flops gate 97 and provide a high to one input ofgate 96 to couple MCLK toMux logic channel 101. - At time T2 the rising edge of MCLK is received by
gate 96 which couples the rising edge to flip-flops flop 103. The outputs of flip-flops gate 104 high and the output ofgates gate 104 selectively enablesMux 126 to couple the PWM3 output ofPWM channel 71 tooutput 19 ofcontroller 70. Thus,multiplexer 126 previously selectively coupled the PWM4 output ofchannel 76 tooutput 19 and now selectively couples the PWM3 output ofchannel 71 tooutput 19. The rising edge of MCLK also clears flip-flop 82 forcing thePCLK 3 output ofgate 85 low and thePCLK 4 output ofgate 86 high. The low goingPCLK 3 is received byramp 72 which responsively initiates generating a ramp signal as illustrated byplot 187. - The next falling edge of MCLK changes
Mux clock 90 to enable the Mux logic channels to receive MCLK and prepare to select different PWM control signals for the PWM outputs ofcontroller 70 on the next rising MCLK edge. This falling edge of MCLK sets flip-flop 94, clears flip-flop 93 and leaves flip-flop 92 cleared. The output of flip-flop 94 provides a high to one input ofgate 98 to couple MCLK toMux logic channel 116. - At time T3, the rising edge of MCLK clears flip-
flop 81 and leaves flip-flop 82 cleared which drives thePCLK 4 output signal ofgate 86 low and also forces thePCLK 1 output signal ofgate 83 high as illustrated byplots gates corresponding PCLK 2 andPCLK 3 remain low.Ramp 77 receives the falling edge ofPCLK 4 and responsively initiates a ramp signal as illustrated byplots Comparator 78 receives the error voltage fromamplifier 32 and the ramp signal fromramp 77. As long as the error voltage is greater than the value oframp 77, the output ofcomparator 78 is high as illustrated byplot 203. The rising edge of MCLK is also received bygate 98 which couples MCLK to flip-flops flop 117 and leaving flip-flop 118 cleared. The outputs offlip flops gate 120 high and the outputs ofgates gate 120 selectively enablesMux 124 to couple the PWM4 output ofchannel 76 tooutput 17 ofcontroller 70. Thus,Mux 124 previously selectively coupled the PWM1 output ofchannel 54 tooutput 17 and now selectively couples the PWM4 output ofchannel 76 tooutput 17. - The process continues for each MCLK cycle. On each rising edge of MCLK, the select inputs of one of
Muxs FIGS. 1 through 5 ,controller 70 sequentially rotates the selection by decrementing the PWM channel number that is selected for each output Mux. Those skilled in the art realize that the channel number can be incremented instead of decrementing. Each rising edge of MCLK also initiates ramp generation in one ofPWM channels Mux clock 90 selects the Mux logic channel that will change the select inputs of the output Mux on the next rising MCLK edge. Thus, it can be seen that the outputs ofcontroller 70 initially are selectively coupled to receive a PWM control signal from a PWM channel output and that each output ofcontroller 70 is sequentially rotated through the PWM channels with each MCLK cycle changing coupling between the outputs ofcontroller 70 and the PWM channels. Using more PWM channels than outputs and a fixed algorithm facilitates using simple logic to implement the desired operation ofcontroller 70. - Those skilled in the art will realize that rotating ramp comparators among ramp generators may also be used to implement the algorithm in addition to rotating entire PWM channels among the outputs.
- In order to facilitate the previously described functionality for the embodiment illustrated in
FIGS. 1-5 ,master clock 47 has an output commonly connected to an input ofinverter 91, a clock input of flip-flops gates inverter 91 is commonly connected to a clock input of flip-flops flop 81 is commonly connected to a first input ofgates flop 81 is commonly connected to a D input of flip-flop 82 and a first input ofgate flop 82 is connected to a D input of flip-flop 81 and to a second input ofgates flop 82 is connected to a second input ofgate gate 83 is connected to an input oframp 56. An output ofgate 84 is connected to an input oframp 64. An output ofgate 85 is connected to an input oframp 72, and an output ofgate 86 is connected to an input oframp 77. An output oframp 56 is connected to an inverting input ofcomparator 57. An output oframp 64 connected to an inverting input ofcomparator 65. An output oframp 72 is connected to an inverting input ofcomparator 73, and an output oframp 77 is connected to an inverting input ofcomparator 78. An output ofcomparator 57 is commonly connected to a first input ofmultiplexers comparator 65 is commonly connected to a second input ofmultiplexers comparator 73 is commonly connected to a third input ofmultiplexers comparator 78 is commonly connected to a fourth input ofmultiplexers multiplexer 124 is connected tooutput 17. An output ofmultiplexer 125 is connected tooutput 18, and an output ofmultiplexer 126 is connected tooutput 19. An output ofreference 31 is connected to a non-inverting input ofamplifier 32 and an inverting input ofamplifier 32 is connected to input 43. An output ofamplifier 32 is commonly connected to the non-inverting input ofcomparators flop 92 is connected to a second input ofgate 97 and to a D input of flip-flop 93. A Q bar output of flip-flop 92 is connected to a first input ofgate 95. A Q output of flip-flop 93 is connected to a second input ofgate 96 and to a D input of flip-flop 94. A Q bar output of flip-flop 93 is connected to a second input ofgate 95. An output ofgate 95 is connected to a D input of flip-flop 92. A Q output of flip-flop 94 is connected to a second input ofgate 98. An output ofgate 96 is commonly connected to a clock input of flip-flops gate 97 is commonly connected to a clock input of flip-flops gate 98 is commonly connected to a clock input of flip-flops flop 102 is connected to a D input of flip-flop 103 and to a first input ofgates flop 102 is connected to a first input ofgates flop 103 is connected to a second input ofgates flop 103 is connected to a D input of flip-flop 102 and to a second input ofgates gate 107 is connected to a first select input ofmultiplexer 126. An output ofgate 106 is connected to a second select input ofmultiplexer 126. An output ofgate 104 is connected to a third select input ofmultiplexer 126, and an output ofgate 105 is connected to a fourth select input ofmultiplexer 126. A Q output of flip-flop 110 is connected to a D input of flip-flop 111 and to a first input ofgates flop 110 is connected to a first input ofgates flop 111 is connected to a second input ofgates flop 111 is connected to a D input of flip-flop 110 and to a second input ofgates gate 115 is connected to a first select input ofmultiplexer 125. An output ofgate 114 is connected to a second select input ofmultiplexer 125. An output ofgate 112 is connected to a third select input ofmultiplexer 125, and an output ofgate 113 is connected to a fourth select input ofmultiplexer 125. A Q output of flip-flop 117 is connected to a D input of flip-flop 118 and to a first input ofgates flop 117 is connected to a first input ofgates flop 118 is connected to a second input ofgates flop 118 connected to a D input of flip-flop 117 and to a second input ofgates gate 122 is connected to a first select input ofmultiplexer 124. An output ofgate 121 is connected to a second select input ofmultiplexer 124. An output ofgate 119 is connected to a third select input ofmultiplexer 124, and an output ofgate 120 is connected to a fourth select input ofmultiplexer 124. -
FIG. 6 schematically illustrates an embodiment of a portion of apower supply system 262 that is an alternate embodiment ofsystem 260 explained in the descriptions ofFIGS. 1-4 andFIG. 5 .System 262 has apower supply controller 263 that includes a plurality of PWM control channels that generate a plurality of PWM control signals, and also includes a plurality of drive outputs.Controller 263 selectively couples different PWM control signals to the outputs ofcontroller 263 for different time periods to facilitate selectively driving different power switches ofsystem 262 with the different PWM control signals.Controller 263 is formed to selectively couple some of the plurality of PWM control signals to the plurality of outputs during different time periods. Selectively assigning a different PWM control signal to at least a portion of the outputs during different time periods assists in distributing among all of the outputs ofcontroller 263 the errors or offsets that are associated with the different portions ofcontroller 263 andsystem 262. Thus, the errors or offsets are distributed among all of the phases generated bysystem 262. The specific algorithm used to control the selection of the PWM channels and the specific time periods may be one of many different algorithms. For the embodiment illustrated inFIG. 6 ,controller 263 has twoPWM channels system 262 has twopower channels Controller 263 is formed to selectively couple one of the two PWM control signals from the plurality of PWM channels to the plurality of drive outputs during a first time period, and to selectively change the assignment of PWM control signals to the drive outputs for subsequent different time periods. In order to accomplish the changing of the assignments,controller 263 alternately swaps or rotates the PWM control signals between the drive outputs. Thus,controller 263 selectively changes the distribution of the assignment of the plurality of outputs among the plurality of PWM control signals for different time periods. The specific logic and partitioning illustrated for the embodiment ofcontroller 263 illustrated inFIG. 6 is one example of an algorithm and control logic that provides the function of selectively coupling different PWM control signals to the drive outputs for different time periods and distributing errors of the different elements ofcontroller 263 among each of the outputs ofcontroller 263 and among the phases ofsystem 262. As will be seen further hereinafter, other embodiments ofsystem 262 andcontroller 263 use different selection and assignment algorithms.Controller 263 is also formed to adaptively increase or decrease the number of active PWM channels depending on the load current required by the load (not shown) connected betweenterminals -
Controller 263 includes a PWM phasing generator orphase generator 271, a multiplexer logic channel orMux logic channel 272, a first output multiplexer orMux 58, a second output multiplexer orMux 67, a divide by twoblock 48, a one cycleclock delay block 49, and another divide by twoblock 50.Phase generator 271 includes a multiplexer orMux 53 and a multiplexer orMux 62.Mux logic channel 272 includes a D-type flip-flop 61 and a NORgate 59.Block 48 divides MCLK by two to generate another clock signal (CLK48).Block 49 delays MCLK by one MCLK cycle and then block 50 divides the delayed MCLK by two to generate another clock signal (CLK50) that is offset from CLK48 by one MCLK cycle. -
FIG. 7 is a graph having plots that illustrate some of the signals withincontroller 263 at various points in time. The abscissa illustrates time and the ordinate illustrates various signal levels. Aplot 204 illustrates the MCLK output ofmaster clock 47. Aplot 205 illustrates the CLK48 output signal of divide by twoblock 48, aplot 217 illustrates thePCLK 1 output ofMux 53, aplot 206 illustrates the output oframp 56,plot 207 represents the error voltage output ofamplifier 32, aplot 208 represents the CLK50 output signal of divide by twoblock 50, aplot 218 illustrates thePCLK 2 output signal ofMux 62, aplot 209 illustrates the output oframp 64, aplot 210 illustrates the PWM1 output ofPWM channel 54, aplot 211 illustrates the PWM2 output ofPWM channel 63, aplot 212 illustrates the output ofgate 59, aplot 213 illustrates the Q bar output of flip-flop 61, aplot 214 illustrates the PWM drive signal ondrive output 17, and aplot 215 represents the PWM drive signal ondrive output 18. - For the example embodiment illustrated in
FIG. 6 ,controller 263 is formed to use one PWM channel and two drive outputs under typical operating conditions, and to have the second PWM channel ready to generate a PWM control signal. When the load current demand is high, both PWM channels are used to couple PWM control signals tooutputs controller 263 senses the decreased load demand and selectively couples a single PWM control signal to different outputs ofcontroller 263, thus, to different power stages during different time periods in order to distribute the errors and offsets ofcontroller 263 andsystem 262 among the power stages. This makes the error in the power stages substantially equal.Controller 263 compares the PWM control signals (PWM1 and PWM2) on the outputs of the PWM channels in order to detect the decreased load current demand.Gate 59 compares the output ofchannels flop 61 when both ofchannels flop 61 selectively changes the clock signals applied toramps channels outputs channels flop 61 is static and the PWM channels applied to theoutputs - Prior to time T0 and assuming that flip-
flop 61 is set, the Q bar output of flip-flop 61 is low and selects the channel B input ofMux 62 to couple CLK50 to the output ofMux 62 asPCLK 2. The low from flip-flop 61 also selects the B input ofMux 53 and couples CLK48 to the output ofMux 53 asPCLK 1. At time T0, CLK50 goes high causing PCLK 2 to also go high. The high onPCLK 2 is received byramp 64 which responsively initiates generating a ramp signal that is coupled to the input ofcomparator 65 as illustrated byplot 209. As long as the ramp signal is less than the error voltage fromamplifier 32, the PWM2 output ofcomparator 65 is high as illustrated byplot 211. The low CLK48 signal ofblock 48 is coupled throughMux 53 toPCLK 1. SincePCLK 1 is low,ramp 56 is in a previous charging state and the PWM1 output ofcomparator 57 is low. The low from flip-flop 61 also selects the B input channel ofoutput Mux 67 and selectively couples PWM2 tooutput 18 as illustrated byplot 215. Additionally, the low from flip-flop 61 also selects the B input channel ofMux 58 and selectively couples PWM1 tooutput 17 as illustrated byplot 214. - At time T1, the next rising edge of MCLK increments block 48 and drives
PCLK 1 high. The high onPCLK 1 is received byramp 56 which responsively begins a charging cycle and generates a ramp as illustrated byplot 206. The output oframp 56 forces PWM1 high as long as the value of the ramp signal is less than the value of the error voltage. BecauseMux 58 couples PWM1 tooutput 17,output 17 also goes high as illustrated byplot 214. - At time T2, the next rising edge of MCLK increments block 50 and forces CLK50 high. The rising edge of CLK50 is coupled through
Mux 62 toPCLK 2 which initiates a ramp signal fromramp 64. The ramp signal forces PWM2 high which is selectively coupled tooutput 18 through output Mux 67 (plot 215). At time T3, the load current demand has decreased as indicated byplot 207. Because of the decreased load current demand, the error voltage decreases and the PWM2 output ofcomparator 65 goes low prior to the next rising edge of CLK48. Since both PWM1 and PWM2 are low, the output ofgate 59 goes high changing the state of flip-flop 61 and forcing the Q bar output high. The high from flip-flop 61 is applied tomultiplexers multiplexers Mux 53 now selects CLK50 toPCLK 1, andMux 62 selects CLK48 toPCLK 2. Additionally,output Mux 58 selectively couples the PWM2 output ofchannel 63 tooutput 17, andMux 67 selectively couples the PWM1 output ofchannel 54 tooutput 18. At time T4, the rising edge of MCLK increments block 48 and forces CLK48 high.Mux 62 now selectively couples CLK48 toPCLK 2, thus, the high going CLK48 is coupled to ramp 64 to initiate a ramp signal and to force PWM2 high as illustrated byplots Output Mux 58 now selectively couples PWM2 tooutput 17 thereby forcingoutput 17 high as illustrated inplot 214.Mux 53 selectively couples CLK50 toPCLK 1 andramp 56. Since CLK50 is low,ramp 56 continues the previous charging cycle and PWM1 remains low.Output Mux 67 selectively couples PWM1 tooutput 18 to forceoutput 18 low as illustrated byplot 215. Since the load current demand is low and the error voltage is also low, as illustrated byplot 207, the output ofcomparator 65 drives PWM2 low at time T5 prior to the next rising edge of MCLK, thus, prior to the next rising edge of eitherPCLK 1 orPCLK 2. Since the outputs of bothcomparators gate 59 once again goes high forcing the Q bar output of flip-flop 61 low. - The low from flip-
flop 61 causesMux 53 to select the B input and again couple CLK48 toPCLK 1 and causesMux 62 to once again select the B input and couple the CLK50 toPCLK 2. The low from flip-flop 61 also causesoutput Muxs output 17 and PWM2 tooutput 18. At time T6, CLK50 goes high causing PCLK 2 to also go high. The high onPCLK 2 generates a ramp signal fromramp 64 that is coupled to the input ofcomparator 65 and forces PWM2 high as illustrated byplots Mux 53 toPCLK 1 which leavesramp 56 in the previous charging state and leaves PWM1, thusoutput 17, low. - Because of the decreased load current demand, at time T7 PWM2 goes low prior to CLK48 initiating another ramp from
ramp 56. Since PWM1 and PWM2 are both low, the output ofgate 59 goes high again and changes the state of flip-flop 61 by forcing the Q bar output high. The high from flip-flop 61 is applied tomultiplexers multiplexers Mux 53 again applies CLK50 toPCLK 1, andMux 62 applies CLK48 toPCLK 2. Additionally,output Mux 58 selectively couples PWM2 tooutput 17, andoutput Mux 67 selectively couples PWM1 tooutput 18. At time T8, the rising edge of MCLK clocks block 48 and forces CLK48 high.Mux 62 couples CLK48 toPCLK 2, thus, the high going CLK48 signal is coupled to ramp 64 to initiate a ramp signal and to force PWM2 high as illustrated byplots Output Mux 58 now selectively couples PWM2 tooutput 17 thereby forcingoutput 17 high as illustrated inplot 214.Mux 53 now couples CLK50 toPCLK 1 andramp 56. Since CLK50 is low,ramp 56 continues the previous charging cycle and PWM1 remains low.Output Mux 67 selectively couples PWM1 tooutput 18 to forceoutput 18 low as illustrated byplot 215. - Prior to time T9, the load current demand increases and the error voltage also increases as illustrate by
plot 207. The increased error voltage causes PWM2 to remain high. At time T9, MCLK goes high forcing CLK50 high. Since the output of flip-flop 61 is still high, the high from CLK50 is selected throughMux 53 toPCLK 1 and initiates a ramp cycle withinramp 56. The ramp forces PWM1 high. Since the outputs ofcomparators gate 59 remains low socontroller 263 keeps PWM1 selectively coupled tooutput 18 and PWM2 selectively coupled tooutput 17. - The sequences continue, as long as both PWM1 and PWM2 are both high or active, the assignments of PWM channels to outputs remains static, when both PWM1 and PWM2 are low, the assignments of PWM channels to outputs is selectively changed. Thus, the algorithm used to selectively couple PWM control signals to outputs is load current dependent, and changing the selection occurs during light and normal load conditions.
- In order to facilitate the functionality of the embodiment illustrated in
FIG. 6 , the output ofmaster clock 47 is connected to an input ofblock 48 and to an input ofblock 49. An output ofblock 48 is connected to a first input ofmultiplexers block 49 is connected to an input ofblock 50.Block 50 has an output connected to a second input ofmultiplexers Mux 53 is connected to the input oframp 56. The output oframp 56 is connected to the invertinginput comparator 57. An output ofMux 62 is connected to the input oframp 64. The output oframp 64 is connected to the inverting input ofcomparator 65. The output ofamplifier 32 is connected to the non-inverting input ofcomparators comparator 57 is commonly connected to a first input ofgate 59 and to a first input ofmultiplexers comparator 65 is commonly connected to a second input ofgate 59 and to a second input ofmultiplexers Mux 58 is connected tooutput 17, and an output ofMux 67 is connected tooutput 18. An output ofgate 59 is connected to a clock input of flip-flop 61. A Q bar output of flip-flop 61 is commonly connected to the D input of flip-flop 61 and to a select input ofmultiplexers -
FIG. 8 schematically illustrates a block diagram view of an embodiment of a portion of apower supply system 265 that is an alternate embodiment ofsystem 260 explained in the descriptions ofFIGS. 1-4 andFIG. 5 and an alternate embodiment ofsystem 262 explained in the descriptions ofFIG. 6 andFIG. 7 . -
FIG. 9 throughFIG. 12 schematically illustrate some details of the block diagram of the embodiment ofsystem 265 illustrated inFIG. 8 . The block diagram ofFIG. 8 illustrates the relative positional relationships betweenFIGS. 9-12 . This description has references toFIG. 8 throughFIG. 12 .Power supply system 265 has apower supply controller 266 that includes a plurality of PWM control channels that generate a plurality of PWM control signals, and also includes a plurality of drive outputs.Controller 266 is an alternate embodiment ofcontroller 70 that was explained in the description ofFIGS. 1-5 and an alternate embodiment ofcontroller 263 that was explained in the description ofFIGS. 6-7 .Controller 266 selectively couples different PWM control signals to the outputs ofcontroller 266 for different time periods to facilitate selectively driving different power switches ofsystem 265 with the different PWM control signals.Controller 266 is formed to selectively couple some of the plurality of PWM control signals to the plurality of outputs during different time periods. Selectively assigning a different PWM control signal to at least a portion of the outputs during different time periods assists in distributing among all of the outputs ofcontroller 266 the errors or offsets that are associated with the different portions ofcontroller 266 andsystem 265. Thus, the errors or offsets are distributed among all of the phases generated bysystem 265. The specific algorithm used to control the selection of the PWM channels and the specific time periods may be one of many different algorithms. For the embodiment illustrated inFIGS. 8-12 ,controller 266 is formed to selectively couple three of the four PWM control signals from the plurality of PWM channels to the three drive outputs, outputs 17, 18, and 19, during a first time period, and to selectively change the assignment of PWM control signals to the outputs for subsequent different time periods. In order to accomplish the changing of the assignments,controller 266 implements an algorithm that sequentially rotates the drive outputs through the four PWM control signals generated bycontroller 266. Thus,controller 266 selectively changes the distribution of the assignment of the plurality of outputs among the plurality of PWM control signals for different time periods. Other embodiments ofsystem 265 andcontroller 266 can use different selection algorithms. The specific logic and partitioning illustrated for the embodiment ofcontroller 266 illustrated inFIGS. 8-12 is one example of an algorithm and associated control logic that provides the function of selectively coupling different PWM control signals to the drive outputs ofcontroller 266 for different time periods and distributing errors of the different elements ofcontroller 266 among each of the outputs ofcontroller 266 and among the phases ofsystem 265.Controller 266 implements the above described algorithm operation when the load current demand is high. When the load current demands are lower,controller 266 detects the decreased load demand and selectively couples a single PWM control signal to the drive outputs ofcontroller 266 during different time periods in order to distribute the errors and offsets ofcontroller 266 andsystem 265 among the power stages. Since only one PWM control signal is used, there is only one error, and this makes the error equal in all drive outputs. This is referred to as the OnePWM mode. Operation in the OnePWM mode makes the error in the power stages substantially equal. The specific logic and partitioning illustrated for the embodiment ofcontroller 266 illustrated inFIGS. 8-12 is one example of an algorithm and associated control logic that provides the function of selectively coupling a smaller number of PWM control signals to the drive outputs ofcontroller 266 when load demand is static, or low. - In order to provide the selective assigning of the PWM control signals to the outputs,
controller 266 includes a PWM phasing generator orphase generator 166, a multiplexer clock generator or multiplexer clock orMux clock 247, a plurality of multiplexer logic channels including multiplexer logic channels orMux logic channels first PWM latch 283, asecond PWM latch 284, and athird PWM latch 285.Controller 266 is also formed to include anoverlap detector 151, anoverlap transition controller 275, acontrol clock 286 that generates a high-frequency clock, and a clock timing block 155 that receives the control clock (CCLK) output ofclock 286 and assists in generating the different timing and phasing that will be explained further hereinafter. -
Clock timing block 155 includes D-type flip-flops R-S latch 176, ANDgates gate 159, ORgate 165, andinverters Clock timing block 155 receives the control clock signal (CCLK) fromclock 286 and utilizes CCLK to form various timing control signals to control the operation ofcontroller 266. Flip-flop 156 divides CCLK by two to form the master clock signal (MCLK) that functions similarly to MCLK that was explained in the description ofFIGS. 1-5 .Inverters gate 159 and ANDgate 163 are utilized to form an S clock signal (SCLK) on the output ofgate 163 that is utilized for initializing the state ofphase generator 166, andMux logic channels inverter 162 andgate 163. NORgate 159 receives both CCLK and MCLK in order to form a narrow pulse that has a width of approximately equal to one-half of the cycle time of CCLK whenever MCLK is low. The frequency of the pulse is approximately equal to the frequency of MCLK. The output ofgate 159 clocks the high state of the output ofdetector 151 into flip-flop 161, throughgate 160, if the Q output of flip-flop 93 is high, and the low state of the output ofdetector 151 into flip-flop 161 regardless of the state of flip-flop 93, in order to form the OnePWM signal on the Q output of flip-flop 161. As described hereinbefore, the OnePWM signal is used to control the operation ofcontroller 266 during light load conditions. -
Phase generator 166 includes AND gates 83-86 in addition to D-type flip-flops PWM channels generator 80 illustrated inFIGS. 1-4 . However, flip-flops clock timing block 155 in order to control operation during the OnePWM mode as will be seen further hereinafter.Latches Mux clock 247, and are reset by the output ofPWM channels comparators FIG. 1 in order to facilitate the operation of latches 283-285. -
Mux clock 247 along withMux logic channels multiplexers controller 266.Phase generator 166 along withMux clock 247,clock timing block 155, andMux logic channels Mux clock 247 is similar toMux clock 90 ofFIGS. 1-4 , however, the outputs ofMux clock 247 are modified byoverlap transition controller 275 that assists in controlling the clocking ofMux logic channels Controller 275 includes ORgates gates Mux clock 247 includesinverter 91, ANDgate 95, D-type flip-flops FIGS. 1-5 and ORgates Mux logic channels Mux logic channels Mux logic channels FIGS. 1-4 butMux logic channels clock timing block 155, through ANDgate 278 in order to control operation during the OnePWM Mode.Mux logic channel 130 includes D-type flip-flops gates Mux 126.Mux logic channel 137 includes D-type flip-flops gates Mux 125. Similarly,Mux logic channel 144 includes D-type flip-flops gates Mux 124. Each set of flip-flops respective channels -
FIGS. 13-15 are graphs having plots that illustrate some of the signals withincontroller 266 at various points in time. The plots appear on three graphs to provide sufficient spacing to view the graphs for clarity of the drawings. The abscissa illustrates time and the ordinate illustrates various signal levels. Aplot 219 illustrates the CCLK output signal fromclock 286, aplot 221 illustrates the MCLK output of flip-flop 156. Aplot 220 illustrates the output ofgate 159, aplot 222 illustrates the OFF output signal ofdetector 151, aplot 224 illustrates the OnePWM output signal from flip-flop 161, aplot 290 illustrates the SCLK signal on the output ofgate 163, aplot 216 illustrates a MINH signal generated on the Q bar output oflatch 176, a plot 226 illustrates a MUXINIT signal generated on the output ofgate 278, aplot 225 illustrates a RINIT output signal ofgate 164, a plot 227 illustratesPCLK 1, aplot 228 illustratesPCLK 2, aplot 229 illustratesPCLK 3, and a plot 230 illustratesPCLK 4.Plots respective ramps plot 195 illustrates the error voltage.Plots PWM channels Plots flops Mux clock 247.Plots gates Plots drive outputs controller 266. - During light load conditions, the duty cycle of
PWM channels gate 153 and a NORgate 152 ofdetector 151 detects the all low output condition which forces the output ofgate 152 high. When the Q output of flip-flop 93 becomes high, the high fromdetector 151 is latched into flip-flop 161 by the output ofgate 159 to start the OnePWM mode as illustrated byplot 224 at a time prior to a time T0, and at time T15. In the OnePWM mode,controller 266 uses the PWM control signal from one ofPWM channels Mux logic channels channels flop 93 is high. Whenchannel 130 resets, it selects PWM4, whenchannel 137 resets, it selects PWM3, and whenchannel 144 resets, it selects PWM2 so that the channels will select the proper sequence of PWM channels should the OnePWM signal go low, indicating overlap, and the need for simultaneous use of more than one PWM channel. As long as the OnePWM signal remains high, the states ofMux logic channels latches gates flops phase generator 166 to repeatedly initiate a ramp generation in the same PWM channel that is selected byMux logic channels - Previous to time T0, a light load condition is detected and the output of
detector 151 as the off signal (OFF) goes high. OFF is clocked into flip-flop 161 when the Q output of flip-flop 93 is high as described hereinbefore which forces OnePWM high, as indicated byplot 224, to reset flip-flops 167-168, 131-132, 138-139, and 145-146. The high OnePWM signal sets latch 176. The output oflatch 176 drives the output ofgates channels gate 136 ofchannel 130 is high so thatMux 126 couples the output ofPWM 4 to the reset input oflatch 285. Similarly, the output ofgate 143 ofchannel 137 is high soMux 125 couples the output ofPWM 3 to the reset input oflatch 284. Also, the output ofgate 150 ofchannel 144 is high soMux 124 couples the output ofPWM 2 to the reset input oflatch 283. During the OnePWM mode, the state of flip-flops 92-94 continues to control the steering of MCLK to sequentially set latches 283, 284, and 285 based on the Q output of respective flip-flops - At time T0, and also just prior to time T15, the trailing edge of CCLK forces RINIT high, as illustrated by
plot 225, to clear flip-flops FIGS. 1-5 , forcingPCLK 1 high preparesPWM channel 54 to generate a ramp signal to correspondingly cause transitions ofPWM 1 relative to the value of the error voltage as illustrated byplot 195. - At times T1, and T15, flip-
flop 93 has been set, enabling the rising edge of MCLK to setlatch 283 throughgate 281. MCLK also clocks all Mux logic channels to select the next lower number PWM channel, settingchannel 144 to PWM1, and clocks flip-flops 167-168 to initiateramp 56. At a time T2, the output oframp 56 and the error voltage coincide, forcingPWM 1 high as indicated byplot 196. The high fromPWM 1 resets latch 283 as illustrated byplot 243. Subsequently, the trailing edge of MCLK changes the state of flip-flops 92-94 forcing the output of flip-flop 93 low and the output of flip-flop 94 high as illustrated byplots 236 and 238. The high from the output of flip-flop 94 enablesgate 280 to allow the next rising edge of MCLK to setlatch 284 at a time T3 as illustrated byplot 244. SinceMux logic channel 137 also receives MCLK, it has received two MCLK rising edges since being reset, and selectsPWM 1. The next rising edge ofPWM 1 at a time T4 resets latch 284 throughMux 125 forcingoutput 18 low as illustrated byplot 244. The next falling edge of MCLK changes the state of flip-flops 92-94 to set flip-flop 92, clear flip-flop 94, and leave flip-flop 93 cleared. The high Q output of flip-flop 92 enablesgate 279 to allow the next rising edge of MCLK to setlatch 285. SinceMux logic channel 130 also receives MCLK, it has received three MCLK rising edges since being reset, and selectsPWM 1. The next rising edge ofPWM 1 just subsequent to time T4 resets latch 285 throughMux 126 forcingoutput 19 low as illustrated byplot 245. - This algorithm of steering MCLK to sequentially set latches 283, 284, and 285 and steering the
PWM 1 output ofchannel 54 to reset latches 283-285 as a function of the error voltage continues as long as OnePWM is active. Each rising edge ofGate 159 stores the state of OFF into flip-flop 161. As illustrated byplot 222, in the OnePWM mode, OFF transitions between active and inactive as a function ofoutputs flop 161 is clocked, thereby forcing OnePWM low and disabling the OnePWM mode as illustrated byplot 224. When the OnePWM signal goes low,gates FIGS. 1-5 , the state ofMux logic channels gates flop 93 is needed before an SCLK reset oflatch 176 allows MCLK through gates 254-256. Prior to T6 the Q output of flip-flop 93 and the OnePWM signal are both high and SCLK resetsMux logic channel 137 to causeMUX 125 to selectPWM 3. At time T6 one MCLK rising edge throughgate 277 changesMux logic channel 137 to causeMUX 125 to selectPWM 2. At time T7, the Q output of flip-flop 94 is high which enablesgate 280 to allow MCLK to setlatch 284, and the high output ofMux logic gate 141 causesMux 125 to select channel B to couplePWM 2 ofchannel 63 to the reset input oflatch 284. Since the Q output oflatch 161 is low, RINIT no longer clears the counter of flip-flops flop 167 forcingPCLK 2 low to initiate a ramp generation cycle withinchannel 63. Thus,channel 63 is now also active and the output is coupled to the reset input oflatch 284 throughMUX 125. The next falling edge of MCLK changes flip-flops 92-94 by clearing flip-flop 94 and setting flip-flop 92. The high Q output of flip-flop 92 enablesgate 279 to couple MCLK to the set input oflatch 285 thereby settinglatch 285.Mux logic channel 130 continues to selectPWM 3, having received one MCLK rising edge since the previous reset set it to select PWM4. The next falling edge of MCLK increments flip-flops 92-94 to set flip-flop 93 and clear flip-flop 92. The high Q output of flip-flop 93 enablesgate 177 to couple SCLK to the reset input oflatch 176. At a time T9, MCLK goes high which setslatch 283 and also increments the counters ofchannel 144 by setting flip-flop 146. The high on the Q output of flip-flop 146 forces the output ofgate 147 high enabling the select D input ofMux 124 to couplePWM 4 ofchannel 76 to the reset input oflatch 283. After time T9 and as long as the OFF output ofdetector 151 remains low,controller 266 operates similarly tocontroller 70 that was explained in the description ofFIGS. 1-5 . In the event that OFF and Q93 are high upon the rising edge of the output ofgate 159,controller 266 reverts to the OnePWM mode as explained hereinbefore. - For the example embodiment illustrated in
FIGS. 8-12 ,control clock 286 has an output commonly connected to a first input ofgate 159, and a clock input of flip-flop 156. A Q bar output of flip-flop 156 is commonly connected to a second input ofgate 159, a D input of flip-flop 156, an input ofinverter 91, a clock input of flip-flops gate 277. An output ofgate 159 is commonly connected to a clock input of flip-flop 161, and an input ofinverter 157. An output ofinverter 157 is connected to an input ofinverter 158. An output ofinverter 158 is commonly connected to a first input ofgate 163, and an input ofinverter 162. An output ofinverter 162 is connected to a second input ofgate 163. A Q output of flip-flop 161 is connected to a first input ofgate 164, a set input oflatch 176, a first input ofgate 165, and a second input ofgate 277. An output ofgate 165 is connected to a first input ofgate 160. An output ofgate 160 is connected to the D input of flip-flop 161. An output ofgate 163 is connected to a second input ofgate 164, and a first input ofgate 177. An output ofgate 164 is connected to a clear input of flip-flops gate 278. An output ofinverter 91 is connected to a clock input of flip-flops flop 92 is connected to a D input of flip-flop 93 and to a first input ofgate 279. A Q bar output of flip-flop 92 is connected to a first input ofgate 95. A Q output of flip-flop 93 is connected to a D input of flip-flop 94, to a first input ofgate 281, and to a second input ofgates flop 93 is connected to a second input ofgate 95. An output ofgate 95 is connected to a D input of flip-flop 92. A Q output of flip-flop 94 is connected to a first input ofgate 280. A second input ofgates flop 156. An output ofgate 279 is connected to a first input ofgate 254 and to the set input oflatch 285. An output ofgate 280 is connected to a set input oflatch 284 and to a first input ofgate 255. An output ofgate 281 is connected to a set input oflatch 283 and to a first input ofgate 256. A second input ofgates latch 176. An output ofgate 254 is connected to a first input ofgate 248. An output ofgate 255 is connected to a first input ofgate 250. An output ofgate 256 is connected to a first input ofgate 252. A second input ofgates gate 277. An output ofgate 248 is connected to a clock input of flip-flops gate 250 is connected to a clock input of flip-flops gate 252 is connected to a clock input of flip-flops gate 278 is connected to clear inputs of flip-flops flop 145 is connected to a D input of flip-flop 146 and to a first input ofgates flop 145 is connected to a first input ofgates flop 146 is connected to a second input ofgates flop 146 is connected to a D input of flip-flop 145 and to a second input ofgates gate 148 is connected to a first select input ofmultiplexer 124. An output ofgate 150 is connected to a second select input ofmultiplexer 124. An output ofgate 149 is connected to a third select input ofmultiplexer 124, and an output ofgate 147 is connected to a fourth select input ofmultiplexer 124. A Q output of flip-flop 138 is connected to a D input of flip-flop 139 and to a first input ofgates flop 138 is connected to a first input ofgates flop 139 is connected to a second input ofgates flop 139 is connected to a D input of flip-flop 138 and to a second input ofgates gate 140 is connected to a first select input ofmultiplexer 125. An output ofgate 141 is connected to a second select input ofmultiplexer 125. An output ofgate 143 is connected to a third select input ofmultiplexer 125. An output ofgate 142 is connected to a fourth select input ofmultiplexer 125. A Q output of flip-flop 131 is connected to a D input of flip-flop 132 and to a first input ofgates flop 131 is connected to a first input ofgates flop 132 is connected to a second input ofgates flop 132 is connected to a D input of flip-flop 131 and to a second input ofgates gate 135 is connected to a first select input ofmultiplexer 126. An output ofgate 133 is connected to a second select input ofmultiplexer 126. An output ofgate 134 is connected to a third select input ofmultiplexer 126. An output ofgate 136 is connected to a fourth select input ofmultiplexer 126. An output ofmultiplexer 124 is connected to a reset input oflatch 283. A Q output oflatch 283 is connected tooutput 17 and to a first input ofgate 153. An output ofmultiplexer 125 is connected to a reset input oflatch 284. A Q output oflatch 284 is connected tooutput 18 and to a second input ofgate 153. An output ofmultiplexer 126 is connected to a reset input oflatch 285. A Q output oflatch 285 is connected tooutput 19 into a first input thegate 152. A second input ofgate 152 is connected to an output ofgate 153. An output ofgate 152 is connected to a second input ofgate 160. -
FIG. 16 schematically illustrates an enlarged plan view of a portion of an embodiment of asemiconductor device 300 that is formed on asemiconductor die 301.Controller 70 is formed ondie 301.Die 301 may also include other circuits that are not shown inFIGS. 1-4 for simplicity of the drawing.Controller 70 anddevice 300 are formed ondie 301 by semiconductor manufacturing techniques that are well known to those skilled in the art. As will be apparent to those skilled in the art,controller die 301 instead ofcontroller 70. - In view of all of the above, it is evident that a novel device and method is disclosed. Included, among other features, is forming a power supply controller that is configured to selectively rotate PWM control signals from a plurality of PWM controllers among a plurality of outputs. Using different PWM control signals during different time periods spreads the errors of the different PWM control loops over all of the outputs of the power supply controller and improves system operation.
- While the invention is described with specific preferred embodiments, it is evident that many alternatives and variations will be apparent to those skilled in the semiconductor arts. Additionally, the word “connected” is used throughout for clarity of the description, however, it is intended to have the same meaning as the word “coupled”. Accordingly, “connected” should be interpreted as including either a direct connection or an indirect connection.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/937,684 US7023188B1 (en) | 2004-09-10 | 2004-09-10 | Method of forming a multi-phase power supply controller |
CNB2005101132691A CN100521475C (en) | 2004-09-10 | 2005-09-09 | Method of forming a multi-phase power supply controller |
TW094130984A TWI337692B (en) | 2004-09-10 | 2005-09-09 | Methods of forming a power controller and controlling a power supply, and power supply controller |
HK06108411.8A HK1088125A1 (en) | 2004-09-10 | 2006-07-28 | Method of forming a multi-phase power supply controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/937,684 US7023188B1 (en) | 2004-09-10 | 2004-09-10 | Method of forming a multi-phase power supply controller |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060055381A1 true US20060055381A1 (en) | 2006-03-16 |
US7023188B1 US7023188B1 (en) | 2006-04-04 |
Family
ID=36033206
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/937,684 Active 2024-10-15 US7023188B1 (en) | 2004-09-10 | 2004-09-10 | Method of forming a multi-phase power supply controller |
Country Status (4)
Country | Link |
---|---|
US (1) | US7023188B1 (en) |
CN (1) | CN100521475C (en) |
HK (1) | HK1088125A1 (en) |
TW (1) | TWI337692B (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080310200A1 (en) * | 2007-06-15 | 2008-12-18 | The Regents Of The University Of Colorado | Multi-phase modulator |
US20090066413A1 (en) * | 2007-09-11 | 2009-03-12 | Texas Instruments Incorporated | Method and Apparatus for Diminishing Mismatch Effects Between Switched Signals |
US20090153113A1 (en) * | 2005-12-12 | 2009-06-18 | Ofer Zilberberg | Apparatus, method and system for control of ac/ac conversion |
US20090153114A1 (en) * | 2007-12-12 | 2009-06-18 | Upi Semiconductor Corporation | DC-DC converters with transient response control |
US20100047235A1 (en) * | 2006-07-07 | 2010-02-25 | Gorman James R | Novel regimens for treating diseases and disorders |
US20100127789A1 (en) * | 2008-11-21 | 2010-05-27 | Stewart Kenly | Methods and systems for digital pulse width modulator |
US20100127680A1 (en) * | 2008-11-20 | 2010-05-27 | Intersil Americas Inc. | Pwm voltage converter with transient and permanent fault immunity through redundancy and feedback adjustment |
US20140183951A1 (en) * | 2012-12-31 | 2014-07-03 | Nvidia Corporation | Super n-phase switching mode power supply |
US9654008B2 (en) | 2014-06-06 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Regulator circuit and method of operating regulator circuit |
KR101813767B1 (en) * | 2015-06-03 | 2018-01-30 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Regulator circuit and method of operating regulator circuit |
US20180095491A1 (en) * | 2016-09-30 | 2018-04-05 | Synopsys, Inc. | Band-Gap Reference Circuit With Chopping Circuit |
US20180109184A1 (en) * | 2016-10-13 | 2018-04-19 | Samsung Electronics Co., Ltd. | Power supply apparatus and a test system including the same |
US10199939B1 (en) * | 2018-07-16 | 2019-02-05 | Dialog Semiconductor (Uk) Limited | Multi-phase DC-DC converters with open-loop PWM for transient performance enhancement |
CN111599796A (en) * | 2019-02-20 | 2020-08-28 | 丰田自动车株式会社 | Semiconductor module and power conversion device using the same |
US20210242780A1 (en) * | 2020-01-31 | 2021-08-05 | Texas Instruments Incorporated | Methods and apparatus to adjust an operating mode of a power converter |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7282897B2 (en) * | 2004-07-15 | 2007-10-16 | Intersil Americas, Inc. | Apparatus and method for transient control in a multiphase switching power supply |
US7345464B2 (en) * | 2004-09-16 | 2008-03-18 | Semiconductor Components Industries, L.L.C. | PWM power supply controller having multiple PWM signal assertions and method therefor |
US7843181B2 (en) * | 2007-01-25 | 2010-11-30 | Semiconductor Components Industries, Llc | DC-DC converter controller having optimized load transient response and method |
US7759918B2 (en) * | 2006-06-16 | 2010-07-20 | Semiconductor Components Industries, L.L.C. | Method for inhibiting thermal run-away |
US8710821B2 (en) * | 2006-06-16 | 2014-04-29 | Semiconductor Components Industries, Llc | Method for inhibiting thermal run-away |
US7332898B1 (en) * | 2006-08-17 | 2008-02-19 | Texas Instruments Incorporated | Double-edge, stackable PWM with built-in feedforward |
US7541792B2 (en) * | 2006-10-31 | 2009-06-02 | Semiconductor Components Industries, L.L.C. | Compensated switching power supply controller and method therefor |
US7746045B2 (en) * | 2006-12-29 | 2010-06-29 | Texas Instruments Incorporated | Distributing time slots in parallel configured, switching power supplies |
US7592787B2 (en) * | 2007-02-02 | 2009-09-22 | Intersil Americas Inc. | Adaptive firing order control for dynamic current balance of multiphase voltage regulators |
US8085015B2 (en) * | 2008-11-05 | 2011-12-27 | Semiconductor Components Industries, Llc | Current balancing circuit and method |
US7923974B2 (en) * | 2008-01-04 | 2011-04-12 | Chil Semiconductor Corporation | Modification of switch activation order in a power supply |
US8242759B2 (en) * | 2008-06-26 | 2012-08-14 | International Rectifier Corporation | Power supply circuit and multi-phase control based on peak and average current |
JP5298872B2 (en) * | 2009-01-19 | 2013-09-25 | 株式会社デンソー | PWM controller |
US8283905B2 (en) * | 2009-12-01 | 2012-10-09 | Upi Semiconductor Corporation | Voltage converter and control method thereof |
US8610412B2 (en) * | 2010-04-16 | 2013-12-17 | O2Micro Inc. | Controllers, systems and methods for implementing multi-phase control |
TWI477050B (en) * | 2012-06-15 | 2015-03-11 | Upi Semiconductor Corp | Power converter and operating method thereof |
US9293991B2 (en) | 2012-10-05 | 2016-03-22 | Lear Corporation | Apparatus and method for age-compensating control for a power converter |
US8754619B1 (en) | 2012-11-29 | 2014-06-17 | Raytheon Company | Multiphase power converter |
US9407148B2 (en) * | 2014-03-31 | 2016-08-02 | Monolithic Power Systems, Inc. | Multi-phase SMPS with loop phase clocks and control method thereof |
CN105450189B (en) * | 2015-05-26 | 2019-07-09 | 苏州能讯高能半导体有限公司 | A kind of handset emissions system |
US9985650B2 (en) * | 2016-05-04 | 2018-05-29 | Texas Instruments Incorporated | Digital down converter |
US10148177B2 (en) * | 2016-12-28 | 2018-12-04 | Texas Instruments Incorporated | Multiphase converter with phase interleaving |
US11644878B2 (en) | 2020-12-12 | 2023-05-09 | International Business Machines Corporation | Configurable VRM card |
IT202100011780A1 (en) * | 2021-05-07 | 2022-11-07 | St Microelectronics Srl | Control circuit for a multiphase buck converter, related integrated circuit, multiphase buck converter, and method for operating a multiphase buck converter |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6670794B1 (en) * | 2002-07-12 | 2003-12-30 | Richtek Technology Corp. | Multi-phase DC-to-DC buck converter with multi-phase current balance and adjustable load regulation |
US6839252B2 (en) * | 2002-05-27 | 2005-01-04 | Richtek Technology Corp. | Two-step ripple-free multi-phase buck converter and method thereof |
US6897636B2 (en) * | 2002-03-29 | 2005-05-24 | Intersil Americas Inc. | Method and circuit for scaling and balancing input and output currents in a multi-phase DC-DC converter using different input voltages |
US6922044B2 (en) * | 2002-09-06 | 2005-07-26 | Intersil Americas Inc. | Synchronization of multiphase synthetic ripple voltage regulator |
US6965219B2 (en) * | 2002-06-28 | 2005-11-15 | Microsemi Corporation | Method and apparatus for auto-interleaving synchronization in a multiphase switching power converter |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5973485A (en) * | 1995-06-28 | 1999-10-26 | Dell Usa, L.P. | Method and apparatus for a multiple stage sequential synchronous regulator |
US6414470B1 (en) * | 2002-01-22 | 2002-07-02 | Richtek Technology Corp. | Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter |
US6534960B1 (en) * | 2002-06-18 | 2003-03-18 | Texas Instruments Incorporated | Multi-channel interleaved power converter with current sharing |
CN1504852A (en) * | 2002-11-28 | 2004-06-16 | 华邦电子股份有限公司 | Stabilized voltage type multichannel pulsewave width modulating converter |
-
2004
- 2004-09-10 US US10/937,684 patent/US7023188B1/en active Active
-
2005
- 2005-09-09 CN CNB2005101132691A patent/CN100521475C/en active Active
- 2005-09-09 TW TW094130984A patent/TWI337692B/en not_active IP Right Cessation
-
2006
- 2006-07-28 HK HK06108411.8A patent/HK1088125A1/en not_active IP Right Cessation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6897636B2 (en) * | 2002-03-29 | 2005-05-24 | Intersil Americas Inc. | Method and circuit for scaling and balancing input and output currents in a multi-phase DC-DC converter using different input voltages |
US6839252B2 (en) * | 2002-05-27 | 2005-01-04 | Richtek Technology Corp. | Two-step ripple-free multi-phase buck converter and method thereof |
US6965219B2 (en) * | 2002-06-28 | 2005-11-15 | Microsemi Corporation | Method and apparatus for auto-interleaving synchronization in a multiphase switching power converter |
US6670794B1 (en) * | 2002-07-12 | 2003-12-30 | Richtek Technology Corp. | Multi-phase DC-to-DC buck converter with multi-phase current balance and adjustable load regulation |
US6922044B2 (en) * | 2002-09-06 | 2005-07-26 | Intersil Americas Inc. | Synchronization of multiphase synthetic ripple voltage regulator |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090153113A1 (en) * | 2005-12-12 | 2009-06-18 | Ofer Zilberberg | Apparatus, method and system for control of ac/ac conversion |
US8536848B2 (en) | 2005-12-12 | 2013-09-17 | Power Offer Electronics Ltd. | Apparatus, method and system for control of AC/AC conversion |
US8354829B2 (en) * | 2005-12-12 | 2013-01-15 | Power Offer Electronics Ltd. | Apparatus, method and system for control of AC/AC conversion |
US8866459B2 (en) | 2005-12-12 | 2014-10-21 | Power Offer Electronics Ltd. | Apparatus, method and system for control of AC/AC conversion |
US20100047235A1 (en) * | 2006-07-07 | 2010-02-25 | Gorman James R | Novel regimens for treating diseases and disorders |
US20080310200A1 (en) * | 2007-06-15 | 2008-12-18 | The Regents Of The University Of Colorado | Multi-phase modulator |
US8384365B2 (en) * | 2007-06-15 | 2013-02-26 | The Regents Of The University Of Colorado, A Body Corporate | Multi-phase modulator |
US8284963B2 (en) * | 2007-09-11 | 2012-10-09 | Texas Instruments Incorporated | Method and apparatus for diminishing mismatch effects between switched signals |
US20090066413A1 (en) * | 2007-09-11 | 2009-03-12 | Texas Instruments Incorporated | Method and Apparatus for Diminishing Mismatch Effects Between Switched Signals |
US7923977B2 (en) * | 2007-12-12 | 2011-04-12 | Upi Semiconductor Corporation | DC-DC converters with transient response control |
US20090153114A1 (en) * | 2007-12-12 | 2009-06-18 | Upi Semiconductor Corporation | DC-DC converters with transient response control |
US8299768B2 (en) * | 2008-11-20 | 2012-10-30 | Intersil Americas Inc. | PWM voltage converter with redundancy and feedback adjustment |
US20100127680A1 (en) * | 2008-11-20 | 2010-05-27 | Intersil Americas Inc. | Pwm voltage converter with transient and permanent fault immunity through redundancy and feedback adjustment |
US8120401B2 (en) | 2008-11-21 | 2012-02-21 | L&L Engineering Llc | Methods and systems for digital pulse width modulator |
CN102282765A (en) * | 2008-11-21 | 2011-12-14 | L&L建筑公司 | Method and systems for digital pulse width modulator |
WO2010059938A1 (en) * | 2008-11-21 | 2010-05-27 | Maxim Integrated Products, Inc. | Method and systems for digital pulse width modulator |
US20100127789A1 (en) * | 2008-11-21 | 2010-05-27 | Stewart Kenly | Methods and systems for digital pulse width modulator |
US20140183951A1 (en) * | 2012-12-31 | 2014-07-03 | Nvidia Corporation | Super n-phase switching mode power supply |
US9871448B2 (en) * | 2012-12-31 | 2018-01-16 | Nvidia Corporation | Super N-phase switching mode power supply |
US10103617B2 (en) | 2014-06-06 | 2018-10-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Regulator circuit and method of operating regulator circuit |
US9654008B2 (en) | 2014-06-06 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Regulator circuit and method of operating regulator circuit |
KR101813767B1 (en) * | 2015-06-03 | 2018-01-30 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Regulator circuit and method of operating regulator circuit |
US20180095491A1 (en) * | 2016-09-30 | 2018-04-05 | Synopsys, Inc. | Band-Gap Reference Circuit With Chopping Circuit |
US10114400B2 (en) * | 2016-09-30 | 2018-10-30 | Synopsys, Inc. | Band-gap reference circuit with chopping circuit |
KR20180041010A (en) * | 2016-10-13 | 2018-04-23 | 삼성전자주식회사 | Power supply apparatus and test system including the same |
US20180109184A1 (en) * | 2016-10-13 | 2018-04-19 | Samsung Electronics Co., Ltd. | Power supply apparatus and a test system including the same |
US10381925B2 (en) * | 2016-10-13 | 2019-08-13 | Samsung Electronics Co., Ltd. | Power supply apparatus and a test system including the same |
KR102537826B1 (en) * | 2016-10-13 | 2023-05-30 | 삼성전자주식회사 | Power supply apparatus and test system including the same |
US10199939B1 (en) * | 2018-07-16 | 2019-02-05 | Dialog Semiconductor (Uk) Limited | Multi-phase DC-DC converters with open-loop PWM for transient performance enhancement |
CN111599796A (en) * | 2019-02-20 | 2020-08-28 | 丰田自动车株式会社 | Semiconductor module and power conversion device using the same |
US11489457B2 (en) * | 2019-02-20 | 2022-11-01 | Denso Corporation | Semiconductor module and power converter using the same |
US20210242780A1 (en) * | 2020-01-31 | 2021-08-05 | Texas Instruments Incorporated | Methods and apparatus to adjust an operating mode of a power converter |
US11469669B2 (en) * | 2020-01-31 | 2022-10-11 | Texas Instruments Incorporated | Methods and circuitry to detect PFM mode entry in wide duty range DC converter |
Also Published As
Publication number | Publication date |
---|---|
CN1747298A (en) | 2006-03-15 |
TWI337692B (en) | 2011-02-21 |
TW200627116A (en) | 2006-08-01 |
HK1088125A1 (en) | 2006-10-27 |
CN100521475C (en) | 2009-07-29 |
US7023188B1 (en) | 2006-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7023188B1 (en) | Method of forming a multi-phase power supply controller | |
US10447160B2 (en) | Pulse width control for switching mode power converters | |
US7061215B2 (en) | Cascadable current-mode regulator | |
US7215102B2 (en) | Semi-clockless, cascaded, current-mode power regulator having high noise immunity and arbitrary phase count | |
EP1691473B1 (en) | PWM controller with dual-edge modulation using dual ramps for fast response | |
US6839252B2 (en) | Two-step ripple-free multi-phase buck converter and method thereof | |
EP1519474B1 (en) | Synchronization of multiphase synthetic ripple voltage regulator | |
CN107565818B (en) | Multi-extended multi-phase power supply with constant on-time control and control method | |
US7002325B2 (en) | Clocked cascading current-mode regulator with high noise immunity and arbitrary phase count | |
US7446517B2 (en) | Power supply controller and method therefor | |
US6265855B1 (en) | Coordinated switching in a multiple switching regulator system to lower peak current load | |
CN107919798B (en) | Switching type capacitive DC-DC converter and control method thereof | |
EP1649597B1 (en) | A digital pulse width modulator | |
US7733070B2 (en) | Multi-output type DC/DC converter | |
US7084613B2 (en) | Multiphase DC-DC converter with reduced ripple | |
JP2009290857A (en) | Semiconductor device | |
WO2006122235A2 (en) | System and method for power management with scalable channel voltage regulation | |
US7005836B1 (en) | Differential power supply controller and method therefor | |
CN111614238B (en) | Multiphase DC-DC power converter and driving method thereof | |
US7304529B2 (en) | Method of controlling a charge pump generator and a related charge pump generator | |
US8125287B2 (en) | Extendable N-channel digital pulse-width/pulse-frequency modulator | |
US7113011B2 (en) | Low power PLL for PWM switching digital control power supply | |
US7477084B2 (en) | Multi-phase power supply controller and method therefor | |
US9383761B2 (en) | Apparatus and method for multiphase SMPS interleaving | |
WO2010126489A1 (en) | Circuit for generating a clock signal for interleaved pfc stages and method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, L.L.C., ARIZO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RICE, BENJAMIN M.;REEL/FRAME:015782/0409 Effective date: 20040901 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:016183/0001 Effective date: 20050118 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK);REEL/FRAME:038632/0074 Effective date: 20160415 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT;REEL/FRAME:038631/0345 Effective date: 20100511 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |