US20050179142A1 - Flip-chip attach structure - Google Patents

Flip-chip attach structure Download PDF

Info

Publication number
US20050179142A1
US20050179142A1 US11/106,671 US10667105A US2005179142A1 US 20050179142 A1 US20050179142 A1 US 20050179142A1 US 10667105 A US10667105 A US 10667105A US 2005179142 A1 US2005179142 A1 US 2005179142A1
Authority
US
United States
Prior art keywords
chip
transparent substrate
electrical connection
flip
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/106,671
Inventor
Shuan Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gigno Technoogy Co Ltd
Original Assignee
Gigno Technoogy Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gigno Technoogy Co Ltd filed Critical Gigno Technoogy Co Ltd
Priority to US11/106,671 priority Critical patent/US20050179142A1/en
Publication of US20050179142A1 publication Critical patent/US20050179142A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER

Definitions

  • the invention relates to a flip-chip attach structure and a flip-chip attach method, and more particularly to a flip-chip attach structure and a flip-chip attach method for attaching a chip to a transparent substrate.
  • the so-called flip-chip attach technology is, in brief, to form a plurality of protrusions on an active surface of a chip, and then to mount the chip on a substrate by the protrusions.
  • the methods for attaching a chip to a substrate in a flip-chip manner are categorized into three kinds including a solder bump attach method, an anisotropic conductive adhesive film (ACF) attach method and a gold-to-gold pressing attach method.
  • the solder bump attach method is to form a solder bump 112 on a connecting pad 111 of a chip 11 in advance, and then the chip 11 is mounted on the substrate 12 .
  • the ACF attach method is to form a gold bump 113 on a connecting pad 111 of a chip 11 , and then an anisotropic conductive adhesive film 13 is used to adhere the chip to the substrate 12 .
  • the gold-to-gold pressing attach method is to form a gold protrusion post 114 on a connecting pad 111 of a chip 11 , and then the chip is mounted on the substrate 12 by way of direct pressing.
  • the first and second methods are used frequently, wherein the first attach method is often used in the typical chip package processes while the second attach method is often used in the LCD manufacturing processes.
  • attaching the chip on the glass substrate are usually performed using the ACF attach method, and this technology is typically referred to as the COG (chip on glass) technology.
  • COG chip on glass
  • the problem that the second attach method most frequently encounters is that the gold bump on the chip cannot completely contact the gold ball in the anisotropic conductive adhesive film, thereby reducing the product yield.
  • the areas of the connecting pad of the chip and the gold bump cannot be too small. This will limit the further shrinking of the chip area.
  • the anisotropic conductive adhesive film has to be adhered to the glass substrate, the transparent property of the glass substrate (transparent substrate) cannot be effectively utilized in some applications. In particular, it is inconvenient in the package application of the opto-electronic semiconductor chip.
  • the invention is to provide a flip-chip attach method capable of enhancing the connecting yield between the chip and the transparent substrate, optimized utilization of the transparent property of the transparent substrate, and reducing the area of the connecting pad on the chip.
  • the invention is to provide a flip-chip attach structure capable of enhancing the connecting yield between the chip and the transparent substrate, optimized utilization of the transparent property of the transparent substrate, and reducing the area of the connecting pad on the chip.
  • the invention provides a flip-chip attach method including the steps of: attaching a chip on a transparent substrate and making each connecting pad on the chip in alignment with each electrical connection pad on the transparent substrate; and irradiating each connecting pad and each electrical connection pad with a laser beam from a side of the transparent substrate so as to weld the connecting pad to the electrical connection pad.
  • the flip-chip attach structure of the invention includes a transparent substrate and at least one chip, wherein a surface of the transparent substrate is formed with a plurality of electrical connection pads.
  • the chip has connecting pads, which are respectively welded to the electrical connection pads by irradiating a laser beam, so that the chip is attached on the transparent substrate.
  • the flip-chip attach structure and method of the invention weld the chip to the transparent substrate using a high-energy and precisely controlled laser beam.
  • the connecting pad is at the same surface height with or protrudes over the active surface of the chip, or the electrical connection pad is formed on the transparent substrate with a predetermined height
  • the connecting pad of the chip can be welded to the electrical connection pad of the transparent substrate. That is, even if no protrusion is formed on the connecting pad of the chip and the electrical connection pad of the transparent substrate, the chip still can be welded to the transparent substrate, so the connecting yield between the chip and the transparent substrate may be enhanced.
  • the substrate is a transparent substrate, it is possible to fully utilize its transparent property according to the flip-chip attach structure and method of the invention.
  • the flip-chip attach structure and method of the invention weld the chip to the transparent substrate with the laser beam, the area of the connecting pads of the chip and that of the electrical connection pads of the transparent substrate need not to be too large. And, even if no protrusion is formed on the connecting pads of the chip and the electrical connection pads of the transparent substrate, the chip still can be welded to the transparent substrate.
  • the flip-chip attach structure and method of the invention are advantageous to the reducing of the area of the connecting pads on the chip.
  • FIG. 1 is a schematic illustration showing a chip, which is mounted on a substrate using a conventional solder bump attach method
  • FIG. 2 is a schematic illustration showing a chip, which is mounted on a substrate using a conventional ACF (anisotropic conductive adhesive film) attach method;
  • ACF anisotropic conductive adhesive film
  • FIG. 3 is a schematic illustration showing a chip, which is mounted on a substrate using a conventional gold-to-gold pressing attach method
  • FIG. 4 is a flow chart showing a flip-chip attach method according to a preferred embodiment of the invention.
  • FIG. 5 is a schematic illustration showing a flip-chip attach structure according to the preferred embodiment of the invention.
  • FIG. 6 is a schematic illustration showing another flip-chip attach structure according to another preferred embodiment of the invention.
  • the flip-chip attach method according to the preferred embodiment of the invention is for attaching a chip on a transparent substrate, wherein the chip is formed with a plurality of connecting pads and a surface of the transparent substrate is formed with a plurality of electrical connection pads.
  • the flip-chip attach method includes a step S 1 and a step S 2 .
  • step S 1 the chip is firstly attached on the transparent substrate and each connecting pad on the chip is in alignment with each electrical connection pad on the transparent substrate.
  • step S 2 each connecting pad and each electrical connection pad are respectively irradiated with a laser beam from a side of the transparent substrate, so that the connecting pad is welded to the electrical connection pad.
  • the connecting pad of the chip when the connecting pad of the chip is directly attached to the electrical connection pad of the transparent substrate, the connecting pad of the chip is preferably at the same surface height with the active surface of the chip, or preferably protrudes over the active surface of the chip so as to be conveniently welded to the electrical connection pad of the transparent substrate.
  • the electrical connection pad of the transparent substrate may have a predetermined height.
  • the transparent substrate in the flip-chip attach method of the invention, may be a glass substrate.
  • a protrusion which may be a solder bump or a gold bump
  • each electrical connection pad of the transparent substrate also may be formed with a protrusion, which may be a solder bump, or a gold bump. Consequently, the welding property between the chip and the transparent substrate may be further enhanced. That is, in the flip-chip attach method of the invention, each connecting pad may be directly welded to each electrical connection pad, or indirectly welded to each electrical connection pad via the protrusion.
  • the flip-chip attach method of the invention welds the chip to the transparent substrate using a high-energy and precisely controlled laser beam.
  • the connecting pad is at the same surface height with or protrudes over the active surface of the chip, or the electrical connection pad is formed on the transparent substrate with a predetermined height
  • the connecting pad of the chip can be welded to the electrical connection pad of the transparent substrate. That is, even if no protrusion is formed on the connecting pad of the chip and the electrical connection pad of the transparent substrate, the chip still can be welded to the transparent substrate, so the connecting yield between the chip and the transparent substrate may be enhanced.
  • the substrate is a transparent substrate, it is possible to fully utilize its transparent property.
  • the flip-chip attach method of the invention welds the chip to the transparent substrate with the laser beam, the area of the connecting pads of the chip and that of the electrical connection pads of the transparent substrate need not to be too large.
  • the flip-chip attach method of the invention is advantageous to the reducing of the area of the connecting pads on the chip.
  • the flip-chip attach structure includes a transparent substrate 21 and at least one chip 22 .
  • the surface of the transparent substrate 21 is formed with a plurality of electrical connection pads 211 .
  • the chip 22 has a plurality of connecting pads 221 , and the connecting pads 221 are respectively welded to the electrical connection pads 211 by irradiating a laser beam (the arrow in the drawing) to the pads so that the chip 22 can be mounted on the transparent substrate 21 .
  • the transparent substrate may be a glass substrate.
  • the connecting pad 221 of the chip 22 is directly attached to the electrical connection pad 211 of the transparent substrate 21 , the connecting pad 221 of the chip 22 is preferably at the same surface height with or protrudes over the active surface of the chip 22 so as to facilitate the welding between the connecting pad 221 of the chip 22 and the electrical connection pad 211 of the transparent substrate 21 .
  • the electrical connection pad 211 of the transparent substrate 21 may have a predetermined height.
  • each connecting pad 221 of the chip 22 may further be formed with a protrusion 222 , which may be a solder bump, or a gold bump.
  • each electrical connection pad 211 of the transparent substrate 21 also may be formed with a protrusion (not shown), which may be a solder bump, or a gold bump. Consequently, the welding property between the chip 22 and the transparent substrate 21 could be enhanced. That is, in the flip-chip attach structure of the invention, each connecting pad 221 may be directly welded to each electrical connection pad 211 or indirectly welded to each electrical connection pad 211 via the protrusion.
  • the flip-chip attach structure of the invention utilizes a high-energy and precisely controlled laser beam to weld the chip to the transparent substrate.
  • the connecting pad is at the same height with or protrudes over the active surface of the chip, or the electrical connection pad is formed on the transparent substrate with a predetermined height
  • the connecting pad of the chip can be welded to the electrical connection pad of the transparent substrate. That is, even if no protrusion is formed on the connecting pad of the chip and the electrical connection pad of the transparent substrate, the chip still can be welded to the transparent substrate, so the welding yield between the chip and the transparent substrate may be enhanced.
  • the substrate is a transparent substrate, it is possible to fully utilize its transparent property in the flip-chip attach structure of the invention.
  • the flip-chip attach structure of the invention welds the chip to the transparent substrate with the laser beam, the area of the connecting pads of the chip and that of the electrical connection pads of the transparent substrate need not to be too large.
  • the flip-chip attach structure of the invention is advantageous to the reducing of the area of the connecting pads on the chip.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

A flip-chip attach method includes the steps of: attaching a chip on a transparent substrate such that each connecting pad of the chip is aligned with each electrical connection pad on the transparent substrate; and irradiating each connecting pad and each electrical connection pad from a side of the transparent substrate with a laser beam so as to weld the connecting pad to the electrical connection pad. Furthermore, the invention also provides a flip-chip attach structure including a transparent substrate and at least one chip. A surface of the transparent substrate is formed with a plurality of electrical connection pads, and the chip has a plurality of connecting pads. The connecting pads and the electrical connection pads are irradiated with a laser beam and are welded to each other. Thus, the chip is mounted to the transparent substrate.

Description

  • This application is a Divisional of co-pending application Ser. No. 10/856,796, filed on Jun. 1, 2004, and for which priority is claimed under 35 U.S.C. § 120; and this application claims priority of Application No. 092115150 filed in Taiwan, R.O.C. on Jun. 3, 2003 under 35 U.S.C. § 119; the entire contents of all are hereby incorporated by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of Invention
  • The invention relates to a flip-chip attach structure and a flip-chip attach method, and more particularly to a flip-chip attach structure and a flip-chip attach method for attaching a chip to a transparent substrate.
  • 2. Related Art
  • In semiconductor package manufacturing processes, the flip-chip attach technology is widely used. The so-called flip-chip attach technology is, in brief, to form a plurality of protrusions on an active surface of a chip, and then to mount the chip on a substrate by the protrusions.
  • In general, the methods for attaching a chip to a substrate in a flip-chip manner are categorized into three kinds including a solder bump attach method, an anisotropic conductive adhesive film (ACF) attach method and a gold-to-gold pressing attach method. As shown in FIG. 1, the solder bump attach method is to form a solder bump 112 on a connecting pad 111 of a chip 11 in advance, and then the chip 11 is mounted on the substrate 12. As shown in FIG. 2 the ACF attach method is to form a gold bump 113 on a connecting pad 111 of a chip 11, and then an anisotropic conductive adhesive film 13 is used to adhere the chip to the substrate 12. As shown in FIG. 3, the gold-to-gold pressing attach method is to form a gold protrusion post 114 on a connecting pad 111 of a chip 11, and then the chip is mounted on the substrate 12 by way of direct pressing.
  • In the above-mentioned attach methods, the first and second methods are used frequently, wherein the first attach method is often used in the typical chip package processes while the second attach method is often used in the LCD manufacturing processes. In the LCD manufacturing processes, attaching the chip on the glass substrate are usually performed using the ACF attach method, and this technology is typically referred to as the COG (chip on glass) technology. The problem that the second attach method most frequently encounters is that the gold bump on the chip cannot completely contact the gold ball in the anisotropic conductive adhesive film, thereby reducing the product yield. In order to avoid this problem of the reduced yield, the areas of the connecting pad of the chip and the gold bump cannot be too small. This will limit the further shrinking of the chip area. In addition, because the anisotropic conductive adhesive film has to be adhered to the glass substrate, the transparent property of the glass substrate (transparent substrate) cannot be effectively utilized in some applications. In particular, it is inconvenient in the package application of the opto-electronic semiconductor chip.
  • Consequently, it is an important subject to provide a chip attach method capable of enhancing the connecting yield between the chip and the transparent substrate, optimized utilization of the transparent property of the transparent substrate, and reducing the area of the connecting pad on the chip.
    • SUMMARY OF THE INVENTION
  • In view of the above-mentioned problems, the invention is to provide a flip-chip attach method capable of enhancing the connecting yield between the chip and the transparent substrate, optimized utilization of the transparent property of the transparent substrate, and reducing the area of the connecting pad on the chip.
  • Furthermore, the invention is to provide a flip-chip attach structure capable of enhancing the connecting yield between the chip and the transparent substrate, optimized utilization of the transparent property of the transparent substrate, and reducing the area of the connecting pad on the chip.
  • To achieve the above, the invention provides a flip-chip attach method including the steps of: attaching a chip on a transparent substrate and making each connecting pad on the chip in alignment with each electrical connection pad on the transparent substrate; and irradiating each connecting pad and each electrical connection pad with a laser beam from a side of the transparent substrate so as to weld the connecting pad to the electrical connection pad.
  • In addition, the flip-chip attach structure of the invention includes a transparent substrate and at least one chip, wherein a surface of the transparent substrate is formed with a plurality of electrical connection pads. The chip has connecting pads, which are respectively welded to the electrical connection pads by irradiating a laser beam, so that the chip is attached on the transparent substrate.
  • As mentioned above, the flip-chip attach structure and method of the invention weld the chip to the transparent substrate using a high-energy and precisely controlled laser beam. Thus, as long as the connecting pad is at the same surface height with or protrudes over the active surface of the chip, or the electrical connection pad is formed on the transparent substrate with a predetermined height, the connecting pad of the chip can be welded to the electrical connection pad of the transparent substrate. That is, even if no protrusion is formed on the connecting pad of the chip and the electrical connection pad of the transparent substrate, the chip still can be welded to the transparent substrate, so the connecting yield between the chip and the transparent substrate may be enhanced. In addition, because the substrate is a transparent substrate, it is possible to fully utilize its transparent property according to the flip-chip attach structure and method of the invention. Furthermore, because the flip-chip attach structure and method of the invention weld the chip to the transparent substrate with the laser beam, the area of the connecting pads of the chip and that of the electrical connection pads of the transparent substrate need not to be too large. And, even if no protrusion is formed on the connecting pads of the chip and the electrical connection pads of the transparent substrate, the chip still can be welded to the transparent substrate. In other words, the flip-chip attach structure and method of the invention are advantageous to the reducing of the area of the connecting pads on the chip.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will become more fully understood from the detailed description given hereinbelow illustration only, and thus is not limitative of the present invention, and wherein:
  • FIG. 1 is a schematic illustration showing a chip, which is mounted on a substrate using a conventional solder bump attach method;
  • FIG. 2 is a schematic illustration showing a chip, which is mounted on a substrate using a conventional ACF (anisotropic conductive adhesive film) attach method;
  • FIG. 3 is a schematic illustration showing a chip, which is mounted on a substrate using a conventional gold-to-gold pressing attach method;
  • FIG. 4 is a flow chart showing a flip-chip attach method according to a preferred embodiment of the invention;
  • FIG. 5 is a schematic illustration showing a flip-chip attach structure according to the preferred embodiment of the invention; and
  • FIG. 6 is a schematic illustration showing another flip-chip attach structure according to another preferred embodiment of the invention.
    • DETAILED DESCRIPTION OF THE INVENTION
  • The flip-chip attach method according to the preferred embodiment of the invention will be described with reference to the accompanying drawings. The flip-chip attach method according to the preferred embodiment of the invention is for attaching a chip on a transparent substrate, wherein the chip is formed with a plurality of connecting pads and a surface of the transparent substrate is formed with a plurality of electrical connection pads.
  • Referring to FIG. 4, the flip-chip attach method according to the preferred embodiment of the invention includes a step S1 and a step S2. In step S1, the chip is firstly attached on the transparent substrate and each connecting pad on the chip is in alignment with each electrical connection pad on the transparent substrate. In step S2, each connecting pad and each electrical connection pad are respectively irradiated with a laser beam from a side of the transparent substrate, so that the connecting pad is welded to the electrical connection pad. It is to be specified that when the connecting pad of the chip is directly attached to the electrical connection pad of the transparent substrate, the connecting pad of the chip is preferably at the same surface height with the active surface of the chip, or preferably protrudes over the active surface of the chip so as to be conveniently welded to the electrical connection pad of the transparent substrate. Of course, in order to facilitate the welding process, the electrical connection pad of the transparent substrate may have a predetermined height. In addition, in the flip-chip attach method of the invention, the transparent substrate may be a glass substrate.
  • In addition, in the flip-chip attach method of the invention, a protrusion, which may be a solder bump or a gold bump, may further be formed on each connecting pad of the chip. Of course, each electrical connection pad of the transparent substrate also may be formed with a protrusion, which may be a solder bump, or a gold bump. Consequently, the welding property between the chip and the transparent substrate may be further enhanced. That is, in the flip-chip attach method of the invention, each connecting pad may be directly welded to each electrical connection pad, or indirectly welded to each electrical connection pad via the protrusion.
  • As mentioned above, the flip-chip attach method of the invention welds the chip to the transparent substrate using a high-energy and precisely controlled laser beam. Thus, as long as the connecting pad is at the same surface height with or protrudes over the active surface of the chip, or the electrical connection pad is formed on the transparent substrate with a predetermined height, the connecting pad of the chip can be welded to the electrical connection pad of the transparent substrate. That is, even if no protrusion is formed on the connecting pad of the chip and the electrical connection pad of the transparent substrate, the chip still can be welded to the transparent substrate, so the connecting yield between the chip and the transparent substrate may be enhanced. In addition, in the flip-chip attach method of the invention, because the substrate is a transparent substrate, it is possible to fully utilize its transparent property. Furthermore, because the flip-chip attach method of the invention welds the chip to the transparent substrate with the laser beam, the area of the connecting pads of the chip and that of the electrical connection pads of the transparent substrate need not to be too large. In other words, the flip-chip attach method of the invention is advantageous to the reducing of the area of the connecting pads on the chip.
  • The flip-chip attach structure according to the preferred embodiment of the invention will be described with reference to FIGS. 5 and 6.
  • With reference to FIG. 5, the flip-chip attach structure according to the preferred embodiment of the invention includes a transparent substrate 21 and at least one chip 22. The surface of the transparent substrate 21 is formed with a plurality of electrical connection pads 211. The chip 22 has a plurality of connecting pads 221, and the connecting pads 221 are respectively welded to the electrical connection pads 211 by irradiating a laser beam (the arrow in the drawing) to the pads so that the chip 22 can be mounted on the transparent substrate 21. In this embodiment, the transparent substrate may be a glass substrate. In addition, when the connecting pad 221 of the chip 22 is directly attached to the electrical connection pad 211 of the transparent substrate 21, the connecting pad 221 of the chip 22 is preferably at the same surface height with or protrudes over the active surface of the chip 22 so as to facilitate the welding between the connecting pad 221 of the chip 22 and the electrical connection pad 211 of the transparent substrate 21. Of course, in order to facilitate the welding process, the electrical connection pad 211 of the transparent substrate 21 may have a predetermined height.
  • In addition, as shown in FIG. 6, each connecting pad 221 of the chip 22 may further be formed with a protrusion 222, which may be a solder bump, or a gold bump. Of course, each electrical connection pad 211 of the transparent substrate 21 also may be formed with a protrusion (not shown), which may be a solder bump, or a gold bump. Consequently, the welding property between the chip 22 and the transparent substrate 21 could be enhanced. That is, in the flip-chip attach structure of the invention, each connecting pad 221 may be directly welded to each electrical connection pad 211 or indirectly welded to each electrical connection pad 211 via the protrusion.
  • As mentioned above, the flip-chip attach structure of the invention utilizes a high-energy and precisely controlled laser beam to weld the chip to the transparent substrate. Thus, as long as the connecting pad is at the same height with or protrudes over the active surface of the chip, or the electrical connection pad is formed on the transparent substrate with a predetermined height, the connecting pad of the chip can be welded to the electrical connection pad of the transparent substrate. That is, even if no protrusion is formed on the connecting pad of the chip and the electrical connection pad of the transparent substrate, the chip still can be welded to the transparent substrate, so the welding yield between the chip and the transparent substrate may be enhanced. In addition, because the substrate is a transparent substrate, it is possible to fully utilize its transparent property in the flip-chip attach structure of the invention. Furthermore, because the flip-chip attach structure of the invention welds the chip to the transparent substrate with the laser beam, the area of the connecting pads of the chip and that of the electrical connection pads of the transparent substrate need not to be too large. In other words, the flip-chip attach structure of the invention is advantageous to the reducing of the area of the connecting pads on the chip.
  • Although the invention has been described with reference to specific embodiments, this description is not meant to be construed in a limiting sense. Various modifications of the disclosed embodiments, as well as alternative embodiments, will be apparent to persons skilled in the art. It is, therefore, contemplated that the appended claims will cover all modifications that fall within the true scope of the invention.

Claims (8)

1. A flip-chip attach structure, comprising:
a transparent substrate having one surface formed with a plurality of electrical connection pads; and
at least one chip formed with a plurality of connecting pads, wherein the connecting pads are respectively welded to the electrical connection pads by irradiating the pads with a laser beam so as to attach the chip on the transparent substrate.
2. The structure according to claim 1, wherein each of the connecting pads is further formed with a protrusion.
3. The structure according to claim 2, wherein the protrusion is a solder bump.
4. The structure according to claim 2, wherein the protrusion is a gold bump.
5. The structure according to claim 1, wherein each of the electrical connection pads on the surface of the transparent substrate is further formed with a protrusion.
6. The structure according to claim 5, wherein the protrusion is a solder bump.
7. The structure according to claim 5, wherein the protrusion is a gold bump.
8. The structure according to claim 1, wherein the transparent substrate is a glass substrate.
US11/106,671 2003-06-03 2005-04-15 Flip-chip attach structure Abandoned US20050179142A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/106,671 US20050179142A1 (en) 2003-06-03 2005-04-15 Flip-chip attach structure

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
TW092115150 2003-06-03
TW092115150A TWI234867B (en) 2003-06-03 2003-06-03 Flip-chip attach structure and method
US10/856,796 US7098076B2 (en) 2003-06-03 2004-06-01 Flip-chip attach structure and method
US11/106,671 US20050179142A1 (en) 2003-06-03 2005-04-15 Flip-chip attach structure

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/856,796 Division US7098076B2 (en) 2003-06-03 2004-06-01 Flip-chip attach structure and method

Publications (1)

Publication Number Publication Date
US20050179142A1 true US20050179142A1 (en) 2005-08-18

Family

ID=33488653

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/856,796 Expired - Lifetime US7098076B2 (en) 2003-06-03 2004-06-01 Flip-chip attach structure and method
US11/106,671 Abandoned US20050179142A1 (en) 2003-06-03 2005-04-15 Flip-chip attach structure

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/856,796 Expired - Lifetime US7098076B2 (en) 2003-06-03 2004-06-01 Flip-chip attach structure and method

Country Status (2)

Country Link
US (2) US7098076B2 (en)
TW (1) TWI234867B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120319304A1 (en) * 2008-07-24 2012-12-20 Infineon Technologies Ag Semiconductor device and manufacturing method
US9059106B2 (en) 2012-10-31 2015-06-16 International Business Machines Corporation Compensating for warpage of a flip chip package by varying heights of a redistribution layer on an integrated circuit chip

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7825517B2 (en) * 2007-07-16 2010-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method for packaging semiconductor dies having through-silicon vias
CN103151368A (en) * 2013-02-05 2013-06-12 京东方科技集团股份有限公司 Array substrate and OLED (organic light emitting diode) display device
KR101975103B1 (en) * 2017-06-20 2019-05-03 주식회사 프로텍 Apparatus for Laser Bonding of Flip Chip and Method for Laser Bonding of Flip Chip
KR102394825B1 (en) 2020-04-23 2022-05-06 주식회사 프로텍 Flip Chip Bonding Apparatus Using VCSEL Device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4283118A (en) * 1977-02-22 1981-08-11 Sharp Kabushiki Kaisha Liquid crystal display with a substrate carrying display electrodes and integrated circuit chip connected thereto
US4887760A (en) * 1986-08-27 1989-12-19 Kabushiki Kaisha Toshiba Bonding sheet for electronic component and method of bonding electronic component using the same
US5457356A (en) * 1993-08-11 1995-10-10 Spire Corporation Flat panel displays and process
US5641996A (en) * 1995-01-30 1997-06-24 Matsushita Electric Industrial Co., Ltd. Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging
US5849606A (en) * 1995-08-25 1998-12-15 Hitachi, Ltd. Semiconductor device and manufacturing of the same
US5864178A (en) * 1995-01-12 1999-01-26 Kabushiki Kaisha Toshiba Semiconductor device with improved encapsulating resin
US5926694A (en) * 1996-07-11 1999-07-20 Pfu Limited Semiconductor device and a manufacturing method thereof
US6441478B2 (en) * 2000-07-24 2002-08-27 Dongbu Electronics Co., Ltd. Semiconductor package having metal-pattern bonding and method of fabricating the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5821627A (en) * 1993-03-11 1998-10-13 Kabushiki Kaisha Toshiba Electronic circuit device
JP3519453B2 (en) * 1994-06-20 2004-04-12 富士通株式会社 Semiconductor device
TW383435B (en) * 1996-11-01 2000-03-01 Hitachi Chemical Co Ltd Electronic device
US6166556A (en) * 1998-05-28 2000-12-26 Motorola, Inc. Method for testing a semiconductor device and semiconductor device tested thereby

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4283118A (en) * 1977-02-22 1981-08-11 Sharp Kabushiki Kaisha Liquid crystal display with a substrate carrying display electrodes and integrated circuit chip connected thereto
US4887760A (en) * 1986-08-27 1989-12-19 Kabushiki Kaisha Toshiba Bonding sheet for electronic component and method of bonding electronic component using the same
US5457356A (en) * 1993-08-11 1995-10-10 Spire Corporation Flat panel displays and process
US5864178A (en) * 1995-01-12 1999-01-26 Kabushiki Kaisha Toshiba Semiconductor device with improved encapsulating resin
US5641996A (en) * 1995-01-30 1997-06-24 Matsushita Electric Industrial Co., Ltd. Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging
US5849606A (en) * 1995-08-25 1998-12-15 Hitachi, Ltd. Semiconductor device and manufacturing of the same
US5926694A (en) * 1996-07-11 1999-07-20 Pfu Limited Semiconductor device and a manufacturing method thereof
US6441478B2 (en) * 2000-07-24 2002-08-27 Dongbu Electronics Co., Ltd. Semiconductor package having metal-pattern bonding and method of fabricating the same

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120319304A1 (en) * 2008-07-24 2012-12-20 Infineon Technologies Ag Semiconductor device and manufacturing method
US8779583B2 (en) * 2008-07-24 2014-07-15 Infineon Technologies Ag Semiconductor device and manufacturing method
US9059106B2 (en) 2012-10-31 2015-06-16 International Business Machines Corporation Compensating for warpage of a flip chip package by varying heights of a redistribution layer on an integrated circuit chip
US9165850B2 (en) 2012-10-31 2015-10-20 Globalfoundries Inc. Compensating for warpage of a flip chip package by varying heights of a redistribution layer on an integrated circuit chip

Also Published As

Publication number Publication date
US20040245654A1 (en) 2004-12-09
TWI234867B (en) 2005-06-21
US7098076B2 (en) 2006-08-29
TW200428625A (en) 2004-12-16

Similar Documents

Publication Publication Date Title
US7250663B2 (en) Frame scale package using contact lines through the elements
US6414382B1 (en) Film carrier tape, semiconductor assembly, semiconductor device and method of manufacturing the same, mounted board, and electronic instrument
US6664643B2 (en) Semiconductor device and method for manufacturing the same
US6501525B2 (en) Method for interconnecting a flat panel display having a non-transparent substrate and devices formed
US20050179142A1 (en) Flip-chip attach structure
US20020126452A1 (en) Heat sink chip package
US20020096781A1 (en) Semiconductor device and liquid crystal module using the same
US20070158828A1 (en) Package structure and fabricating method thereof
US7538432B1 (en) Temporary structure to reduce stress and warpage in a flip chip organic package
Imler et al. Precision flip-chip solder bump interconnects for optical packaging
US20050200013A1 (en) Package structure with two solder arrays
US7380338B2 (en) Circuit board and manufacturing method thereof
US5169056A (en) Connecting of semiconductor chips to circuit substrates
JP2888385B2 (en) Flip-chip connection structure of light receiving / emitting element array
US7492037B2 (en) Package structure and lead frame using the same
JPH03225934A (en) Connecting method for semiconductor integrated circuit element
JP2005285886A (en) Optical semiconductor package and manufacturing method therefor
JP2000150584A (en) Semiconductor device mounting device
US20230369555A1 (en) Electronic device
KR20010064618A (en) A bonding and debonding method of circuit device on glass substrate by laser radiation
JP4801339B2 (en) Optical communication module
US20020062971A1 (en) Ultra-thin-film package
TWI300615B (en) Reeier substrarte capable of avoiding shift of a die thereon
JPH1167832A (en) Electronic equipment using semiconductor device and method for mounting semiconductor device
JPH06196531A (en) Semiconductor device and manufacture thereof

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION