US20050135174A1 - Power-up signal generator for semiconductor memory devices - Google Patents

Power-up signal generator for semiconductor memory devices Download PDF

Info

Publication number
US20050135174A1
US20050135174A1 US11/040,966 US4096605A US2005135174A1 US 20050135174 A1 US20050135174 A1 US 20050135174A1 US 4096605 A US4096605 A US 4096605A US 2005135174 A1 US2005135174 A1 US 2005135174A1
Authority
US
United States
Prior art keywords
power
signal
deep
supply voltage
signal generator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/040,966
Inventor
Kang Lee
Jae Lee
Kee Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Priority to US11/040,966 priority Critical patent/US20050135174A1/en
Publication of US20050135174A1 publication Critical patent/US20050135174A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4072—Circuits for initialization, powering up or down, clearing memory or presetting
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2227—Standby or low power modes

Definitions

  • the present invention relates to power-up signal generators for semiconductor memory devices and, more particularly, to a power-up signal generator for generating a power-up signal that is disabled during a deep power down entry and enabled by an internal power supply voltage during a deep power down exit.
  • a deep power down entry designates a state in which all internal power supply voltages used inside a dynamic random access memory (DRAM) device are turned off to reduce a standby current drain when the DRAM device is not used for a period time.
  • a power-up signal is a signal indicating that a DRAM device is able to operate normally. When the power-up signal is enabled at a high level, the DRAM device operates normally.
  • FIGS. 1 and 2 are circuit diagrams of power-up signal generators known in the prior art.
  • the power-up signal generator includes a voltage divider 11 for dividing an external power supply voltage Vext, a pull-up unit 12 for pulling-up a divided voltage A, a driving unit 16 for receiving the divided voltage A to generate a power-up detection signal DET for determining the time that a power-up signal PWRUP is enabled, and a driving unit 15 for receiving the power-up detection signal DET to generate the power-up signal PWRUP.
  • the driving unit 16 includes a pull-up unit 14 for pulling-up the power-up detection signal DET and a pull-down unit 13 for pulling-down the power-up detection signal DET.
  • the voltage divider 11 includes resistors R 1 and R 2 connected in series between the external power supply voltage Vext and a ground voltage Vss.
  • the pull-up unit 12 includes a NMOS transistor N 1 that is connected between the external power supply voltage Vext and a node SN 1 and the divided voltage A is applied to its gate.
  • the pull-down unit 13 includes an NMOS transistor N 2 connected between an output node SN 2 and the ground voltage Vss. The divided voltage A is applied to a gate of the NMOS transistor N 2 .
  • the pull-up unit 14 includes a resistor R 3 connected between the external power supply voltage Vext and the output node SN 2 .
  • the driving unit 15 includes an inverter IV 1 connected between the external power supply voltage Vext and the ground voltage Vss. The inverter IV 1 inverts the power-up detection signal DET to output the power-up signal PWRUP.
  • the construction of the power-up signal generator of FIG. 2 is the same as that of the power-up signal generator of FIG. 1 , except that a PMOS transistor P 1 is used in the pull-up unit 14 instead of the resistor R 3 . Accordingly, a detailed description of FIG. 2 is omitted.
  • the power-up signal PWRUP is disabled at a low level until an internal power supply voltage, which is generated from the external power supply voltage Vext, reaches a stable level.
  • the power-up signal PWRUP is enabled at a high level when the current flowing through the resistor R 3 ( FIG. 3 ) or the PMOS transistor P 1 ( FIG. 2 ) is larger than the current flowing through the NMOS transistor N 2 .
  • the power-up signal PWRUP is always enabled in a deep power down entry, as well as in a deep power down exit.
  • the power-up signal PWRUP is always enabled because some semiconductor elements such as a clock buffer, or a mode register set, etc., should be in an operation state during the deep power down exit.
  • the DRAM device operates in the state in which the internal power supply voltage is not generated. Accordingly, the semiconductor elements that operate by the internal power supply voltage will malfunction because the internal power supply voltage Vint is not provided thereto.
  • the disclosed apparatus may include a power-up detector for generating a power-up detection signal by means of an external power supply voltage; deep power down power-up signal generator for generating a deep power down power-up signal in response to the power-up detection signal, a power-up signal generator for generating a power-up signal in response to the power-up detection signal and power-up controller for determining whether or not enable the power-up signal in a deep power down entry.
  • the disclosed apparatus may include a power-up detector for generating a power-up detection signal by means of an external power supply voltage, a deep power down power-up signal generator for receiving the power-up detection signal to generate a deep power down power-up signal and a power-up controller for receiving the power-up detection signal and a deep power down mode signal to generate a power-up control signal.
  • the disclosed apparatus may also include a power-up signal generator for generating a power-up signal that is enabled or disabled in response to the power-up control signal.
  • the disclosed apparatus may include a deep power down power-up signal generator for generating a deep power down power-up detection signal by means of an external power supply voltage, power-up signal generator for generating a power-up signal by the means of an internal power supply voltage and power-up controller for determining whether or not enable the power-up signal in a deep power down entry.
  • FIGS. 1 and 2 are circuit diagrams of power-up signal generators according to the prior art
  • FIGS. 3 and 4 are circuit diagrams of a first type of power-up signal generators
  • FIGS. 5 and 6 are circuit diagrams of a second type of power-up signal generators
  • FIGS. 7A to 7 C are detailed circuit diagrams of power-up controllers of FIGS. 5 and 6 ;
  • FIGS. 8 and 9 are circuit diagrams of a third type of power-up signal generators.
  • FIG. 10 is a timing diagram of the power-up signal generator.
  • the first type of power-up signal generators include a power-up detector 110 , a deep power down power-up signal generator 120 , a power-up signal generator 130 and a power-up controller 140 .
  • the power-up detector 110 includes a voltage divider 111 for dividing an external power supply voltage Vext, a pull-up unit 112 for pulling-up a divided voltage A and a driving unit 115 for receiving the divided voltage A to generate a power-up detection signal DET for determining an enable time of a deep power down power-up signal DPD-PWRUP and a power-up signal PWRUP.
  • the driving unit 115 includes a pull-up unit 114 for pulling-up the power-up detection signal DET and a pull-down unit 113 for pulling-down the power-up detection signal DET.
  • the voltage divider 111 includes resistors R 11 and R 12 connected in series between the external power supply voltage Vext and a ground voltage Vss.
  • the pull-up unit 112 includes an NMOS transistor N 11 connected between the external power supply voltage Vext and a node SN 11 and has the divided voltage A applied to its gate.
  • the pull-down unit 113 includes a NMOS transistor N 12 connected between an output node SN 12 and the ground voltage Vss. The divided voltage A is applied to the gate of N 12 .
  • the pull-up unit 114 includes a resistor R 13 connected between the external power supply voltage Vext and the output node SN 12 .
  • the power-up detector 110 outputs the power-up detection signal DET according to a current ratio of the resistor R 13 and the NMOS transistor N 12 .
  • the power-up detection signal DET determines the time that the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP are enabled. That is, when the current flowing through the resistor R 13 (or the PMOS transistor P 12 of FIG. 4 ) is larger than the current flowing through the NMOS transistor N 12 , the power-up detector 110 outputs the power-up detection signal DET of a low level to enable the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP at a high level.
  • the inverter IV 11 inverts the power-up detection signal DET.
  • the deep power down power-up signal generator 120 includes inverters IV 12 and IV 13 connected between the external power supply voltage Vext and the ground voltage Vss. The inverters IV 12 and IV 13 invert an output signal of an inverter IV 11 to generate the deep power down power-up signal DPD-PWRUP.
  • the deep power down power-up signal generator 120 generates the deep power down power-up signal DPD-PWRUP, which is always enabled in the deep power down entry as well as the deep power down exit.
  • the power-up signal generator 130 includes inverters IV 14 and IV 15 connected between the internal power supply voltage Vint and the ground voltage Vss.
  • the inverters IV 14 and IV 15 invert the output signal of the inverter IV 11 to generate the power-up signal PWRUP.
  • the power-up signal generator 130 generates the power-up signal PWRUP, which is disabled at a low level in deep power down entry and enabled at a high level by the internal power supply voltage Vint in the deep power down exit.
  • the power-up controller 140 includes a PMOS transistor P 11 with its source connected to the external power supply voltage Vext.
  • a deep power down mode signal DPD is applied to its gate.
  • the deep power down mode signal DPD is at a high level and, therefore, the power-up controller 140 is not enabled and does not provide the external power supply voltage Vext to the power-up signal generator 130 .
  • the deep power down mode signal DPD is at a low level and, therefore, the power-up controller 140 is enabled to provide the internal power supply voltage Vint from the external power supply voltage Vext.
  • the internal power supply voltage Vint is, in turn, supplied to the power-up signal generator 130 .
  • the construction of the power-up signal generator of FIG. 4 is substantially the same as that of the power-up signal generator in FIG. 3 except that a PMOS transistor P 12 is used in the power-up detector 110 rather than the resistor R 13 of FIG. 3 . Accordingly, a detailed description of FIG. 4 is omitted.
  • the deep power down power-up signal DPD-PWRUP is used for a clock enable buffer, or a mode register set, etc., which should be in a standby state in the deep power down entry.
  • the power-up signal PWRUP is used for an initialization of other semiconductor elements in a DRAM device by means of the internal power supply voltage.
  • the power-up detection signal DET transitions to a low level.
  • the deep power down power-up signal DPD-PWRUP and a power-up signal PWRUP become enabled at high levels.
  • the deep power down power-up signal DPD-PWRUP is always enabled at a high level in the deep power down entry and the deep power down exit.
  • the power-up signal PWRUP is disabled at a low level in the deep power down entry and is enabled at a high state by the internal power supply voltage Vint from the PMOS transistor P 11 in the deep power down exit.
  • the deep power down mode signal DPD is at a high level in the deep power down power-up entry and, therefore, the PMOS transistor P 11 turns off. Because the external power supply voltage Vext is not provided to the inverters IV 14 and IV 15 , the power-up signal PWRUP is disabled at a low level. In the deep power down power-up exit, the deep power down mode signal DPD is at a low level and therefore the PMOS transistor P 11 turns on and the internal power supply voltage Vint is supplied from the external power supply voltage Vext. Because the internal power supply voltage is provided to the power-up signal generator 130 , the power-up signal PWRUP is enabled at a high level by the internal power supply voltage Vint.
  • the deep power down power-up signal DPD-PWRUP is enabled at a high level in the deep power down entry and the deep power down exit.
  • Apparatuses shown in FIGS. 3 and 4 disable the power-up signal PWRUP at a low level in the deep power down entry and enable the power-up signal PWRUP at a high level in the deep power down exit. Therefore, the malfunction of the semiconductor chip device can be prevented in the deep power down entry.
  • FIG. 5 and FIG. 6 are circuit diagrams of a second type of power-up signal generators.
  • the power-up signal generators include a power-up detector 210 , a deep power down power-up signal generator 220 , a power-up controller 230 , and a power-up signal generator 240 .
  • the power-up detector 210 includes a voltage divider 211 for dividing an external power supply voltage Vext, a pull-up unit 212 for pulling-up a divided voltage A, and a driving unit 215 for receiving the divided voltage A to generate a power-up detection signal DET for determining an enable time of a deep power down power-up signal DPD-PWRUP and a power-up signal PWRUP.
  • the driving unit 215 includes a pull-down unit 213 for pulling-down the power-up detection signal DET and a pull-up unit 214 for pulling-up the power-up detection signal DET.
  • the voltage divider 211 includes resistors R 21 and R 22 connected in series between the external power supply voltage Vext and a ground voltage Vss.
  • the pull-up unit 212 includes a NMOS transistor N 21 with its source and its drain connected to the external power supply voltage Vext and a node SN 21 , respectively.
  • the divided voltage A is applied to the gate of the NMOS transmitter N 21 .
  • the pull-down unit 213 includes a NMOS transistor N 22 with its drain and its source are connected to an output node SN 22 and the ground voltage Vss respectively.
  • the divided voltage A is applied to the gate of the NMOS transistor N 22 .
  • the pull-up unit 214 includes a resistor R 23 connected between the external power supply voltage Vext and the output node SN 22 .
  • the power-up detector 210 outputs the power-up detection signal DET according to a current ratio of the resistor R 23 and the NMOS transistor N 22 and determines when the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP are enabled by the power-up detection signal DET. That is, when the current flowing through the resistor R 23 ( FIG. 5 ) or the PMOS transistor P 21 ( FIG. 6 ) is larger than the current flowing through the NMOS transistor N 22 , the power-up detector 210 outputs the power-up detection signal DET of a low level to enable the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP at high levels.
  • the deep power down power-up signal generator 220 includes inverters IV 21 , IV 22 and IV 23 connected between the external power supply voltage Vext and the ground voltage Vss.
  • the inverters IV 21 -IV 23 invert the power-up detection signal DET to generate the deep power down power-up signal DPD-PWRUP.
  • the deep power down power-up signal generator 220 generates the deep power down power-up signal DPD-PWRUP, which is always enabled in the deep power down entry and the deep power down exit.
  • the power-up controller 230 receives the power-up detection signal DET and the deep power down mode signal DPD and generates a power-up control signal PWRUPZ for controlling whether to enable the power-up signal PWRUP.
  • the power-up controller 230 may have the construction as shown in any of FIG. 7A through FIG. 7C .
  • the power-up controller 230 includes an inverter IV 27 connected between the external power supply voltage Vext and the ground voltage Vss.
  • the inverter IV 27 inverts the power-up detection signal DET.
  • An inverter IV 28 is also connected between the external power supply voltage Vext and the ground voltage Vss and inverts the deep power down mode signal DPD.
  • a NAND gate ND 1 is connected between the external power supply voltage Vext and the ground voltage Vss and carries out NAND logic on the output signals of the inverters IV 27 and IV 28 to generate the power-up control signal PWRUPZ.
  • the power-up controller 230 includes a NOR gate NR 1 , connected between the external power supply voltage Vext and the ground voltage Vss, which carries out NOR logic on the power-up detection signal DET and the deep power down mode signal DPD.
  • An inverter IV 29 which is connected between the external power supply voltage Vext and the ground voltage Vss, inverts an output signal of the NOR gate NR 1 to generate the power-up control signal PWRUPZ.
  • the power-up controller 230 includes an inverter IV 30 that is connected between the external power supply voltage Vext and the ground voltage Vss and inverts the deep power down mode signal DPD.
  • a PMOS transistor P 22 has its source and its drain connected to the external power supply voltage Vext and an output stage, respectively.
  • An output signal of the inverter IV 30 is applied to the gate of the PMOS transistor P 22 .
  • a transfer gate T 1 receives the power-up detection signal DET to generate the power-up control signal PWRUPZ under the control of the deep power down mode signal DPD and the output signal of the inverter IV 30 .
  • the power-up signal generator 240 includes inverters IV 24 , IV 25 and IV 26 , each of which is connected between the external power supply voltage Vext and the ground voltage Vss.
  • the inverters IV 24 -IV 26 invert the power-up control signal PWRUPZ to generate the power-up signal PWRUP.
  • the power-up signal generator 240 generates the power-up signal PWRUP, which is disabled at a low level in the deep power down entry and is enabled at a high level in the deep power down exit.
  • the construction of the power-up signal generator of FIG. 6 is the substantially same as that of the power-up signal generator of FIG. 5 , except that a PMOS transistor P 21 is used in the power-up detector 210 instead of the resistor R 23 . Accordingly, a detailed description of FIG. 6 is omitted.
  • the deep power down power-up signal DPD-PWRUP is always enabled at a high level in the deep power down entry and the deep power down exit.
  • the power-up signal PWRUP is disabled at a low level in the deep power down entry and is enabled at a high state in the deep power down exit.
  • the deep power down mode signal DPD is at a high level in the deep power down entry and therefore the power-up control signal PWRUPZ transitions to a high level and the power-up signal PWRUP becomes disabled at a low level.
  • the deep power down mode signal DPD is at a low level and the power-up control signal PWRUPZ transitions to a low level and the power-up signal PWRUP becomes enabled at a high level.
  • the second type of power-up signal generators enable the deep power down power-up signal DPD-PWRUP at a high level in the deep power down entry and the deep power down exit.
  • the power-up control signal PWRUPZ the power-up signal PWRUP is disabled at a low level in the deep power down entry power-up signal PWRUP is enabled at a high level in the deep power down exit. Therefore, the malfunction of the semiconductor chip device can be prevented in the deep power down entry.
  • FIGS. 8 and 9 are circuit diagrams of the power-up signal generators of the third type.
  • the power-up signal generators include a deep power down power-up signal generator 310 , a power-up signal generator 320 , and a power-up controller 330 .
  • the deep power down power-up signal generator 310 includes a voltage divider 311 for dividing an external power supply voltage Vext, a pull-up unit 312 for pulling-up a divided voltage A, and a driving unit 315 for receiving the divided voltage A to generate a power-up detection signal DET and a driving unit 316 for receiving the power-up detection signal DET to generate a deep power down power-up signal DPD-PWRUP.
  • the driving unit 315 includes a pull-up unit 314 for pulling-up the power-up detection signal DET and a pull-down unit 313 for pulling-down the power-up detection signal DET.
  • the voltage divider 311 includes resistors R 31 and R 32 connected in series between the external power supply voltage Vext and a ground voltage Vss.
  • the pull-up unit 312 includes a NMOS transistor N 31 with its source and its drain connected to the external power supply voltage Vext and a node SN 31 , respectively.
  • the divided voltage A is applied to the gate of the NMOS transistor N 31 .
  • the pull-down unit 313 includes a NMOS transistor N 32 with its drain and its source connected to an output node SN 32 and the ground voltage Vss, respectively.
  • the divided voltage A is applied to the gate of the NMOS transistor N 32 .
  • the pull-up unit 314 includes a resistor R 33 connected between the external power supply voltage Vext and the output node SN 32 .
  • the driving unit 316 includes inverters IV 31 , IV 32 and IV 33 connected between the external power supply voltage Vext and the ground voltage.
  • the inverters IV 31 -IV 33 invert the power-up detection signal DET to generate the deep power down power-up signal DPD-PWRUP.
  • the deep power down power-up signal generator 310 generates the deep power down power-up signal DPD-PWRUP, which is always enabled in the deep power down entry and the deep power down exit.
  • the power-up signal generator 320 includes a voltage divider 331 for dividing an internal power supply voltage Vint, a pull-up unit 332 for pulling-up a divided voltage A, a driving unit 335 for receiving the divided voltage A to generate a power-up detection signal DET, and a driving unit 336 for receiving the power-up detection signal DET to generate a power-up signal PWRUP.
  • the driving unit 335 includes a pull-up unit 334 for pulling-up the power-up detection signal DET and a pull-down unit 333 for pulling-down the power-up detection signal DET.
  • the voltage divider 331 includes resistors R 34 and R 35 connected in series between the internal voltage Vint and the ground voltage Vss.
  • the pull-up unit 332 includes a NMOS transistor N 33 connected between the internal power supply voltage Vint and a node SN 33 .
  • the divided voltage A is applied to the gate of NMOS transistor N 33 .
  • the pull-down unit 333 includes a NMOS transistor N 34 with its drain and its source connected to an output node SN 34 and the ground voltage Vss respectively.
  • the divided voltage A is applied to the gate of the NMOS transistor N 34 .
  • the pull-up unit 334 includes a resistor R 36 connected between the internal power supply voltage Vint and the output node SN 34 .
  • the driving unit 336 includes inverters IV 34 , IV 35 and IV 36 connected between the internal power supply voltage Vint and the ground voltage Vss.
  • the inverters IV 34 -IV 36 invert the power-up detection signal DET to generate the power-up signal PWRUP.
  • the power-up signal generator 320 generates the power-up signal PWRUP, which is disabled at a low level in the deep power down entry and enabled at a high level in the deep power down exit.
  • the power-up controller 330 includes a PMOS transistor P 31 with its source connected to the external power supply voltage.
  • the deep power down mode signal DPD is applied to the gate of the PMOS transistor P 31 .
  • the deep power down mode signal DPD is at a high level, and the power-up controller 330 having the above construction turns off the PMOS transistor P 31 and, therefore, does not provide the external power supply voltage Vext.
  • the deep power down mode signal DPD is at a low level, which enables the PMOS transistor P 31 and generates the internal power supply voltage Vint from the external power supply voltage Vext and provides the internal power supply voltage Vint to the power-up signal generator 320 .
  • the construction of the power-up signal generator of FIG. 9 is substantially the same as that of the power-up signal generator of FIG. 8 except that PMOS transistors P 32 and P 33 are used in the deep power down power-up signal generator 310 and the power-up signal generator 320 instead of the resistors R 33 and R 36 . Accordingly, a detailed description of FIG. 9 is omitted.
  • the deep power down power-up signal DPD-PWRUP is always enabled at a high level in the deep power down entry and the deep power down exit.
  • the power-up signal PWRUP is disabled at a low level in the deep power down entry and is enabled at a high level in the deep power down exit.
  • the deep power down mode signal DPD is at a high level in the deep power down entry and, therefore, the PMOS transistor P 31 turns off.
  • the external power supply voltage Vext is not provided and the power-up signal PWRUP becomes disabled at a low level.
  • the deep power down mode signal DPD is at a low level and the PMOS transistor P 31 turns on.
  • the internal power supply voltage Vint which is made from the external power supply voltage Vext, is provided to the power-up signal generator 320 and the power-up signal PWRUP is enabled at a high level by the internal power supply voltage Vint.
  • the third type of power-up signal generators enable the deep power down power-up signal DPD-PWRUP at a high level in the deep power down entry as well as the deep power down exit.
  • the third type of power-up signal generators disables the power-up signal PWRUP at a low level in the deep power down entry and enables the power-up signal PWRUP at a high level in the deep power down exit. Therefore, the malfunction of the semiconductor chip device can be prevented in the deep power down entry.
  • FIG. 10 is an operation waveform of the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP according to the deep power down mode signal DPD.
  • the deep power down power-up signal DPD-PWRUP is continuously enabled at a high level.
  • the power-up signal PWRUP is disabled at a low level in the deep power down entry and, therefore, the internal power supply voltage is not provided.
  • the disclosed apparatus uses a deep power down power-up signal that is always enabled for semiconductor elements that maintain at a standby mode in the deep power down entry.
  • the disclosed apparatus also uses a power-up signal that is disabled in the deep power down entry and enabled in a deep power down exit for semiconductor elements that operate after an internal power supply voltage is generated, thereby preventing malfunction of the semiconductor elements during the deep power down entry.
  • the disclosed apparatus generates the deep power down power-up signal that is always enabled at a high level in the deep power down entry and the deep power down exit.
  • the power-up signal is disabled at a low level in the deep power down entry and is enabled at a high level in the deep power down exit to drive a DRAM device. Accordingly, a malfunction of a semiconductor chip device in the deep power down entry is prevented. Therefore, the chip has stable operation, thereby improving the reliability of the chip.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)

Abstract

A power-up signal generator for a semiconductor memory device that uses the deep power down power-up signal for a semiconductor element, which should be in a standby state in the deep power down entry, and the power-up signal for an initialization of another semiconductor elements in a DRAM device that operates after an internal power supply voltage is generated is disclosed. The generator also uses the power-up signal, which is disabled in the deep power down entry and enabled in a deep power down exit by the internal power supply voltage. The generator may include a power-up detector for generating a power-up detection signal by means of an external power supply voltage, a deep power down power-up signal generator for generating a deep power down power-up signal in response to the power-up detection signal, a power-up signal generator for generating a power-up signal in response to the power-up detection signal and power-up controller for determining whether or not enable the power-up signal in the deep power down entry.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This is a divisional of application Ser. No. 10/255,999, filed on Sep. 26, 2002, now U.S. Pat. No. ______, which is incorporated herein by reference.
    • BACKGROUND
  • The present invention relates to power-up signal generators for semiconductor memory devices and, more particularly, to a power-up signal generator for generating a power-up signal that is disabled during a deep power down entry and enabled by an internal power supply voltage during a deep power down exit.
  • A deep power down entry designates a state in which all internal power supply voltages used inside a dynamic random access memory (DRAM) device are turned off to reduce a standby current drain when the DRAM device is not used for a period time. A power-up signal is a signal indicating that a DRAM device is able to operate normally. When the power-up signal is enabled at a high level, the DRAM device operates normally.
  • FIGS. 1 and 2 are circuit diagrams of power-up signal generators known in the prior art. The power-up signal generator includes a voltage divider 11 for dividing an external power supply voltage Vext, a pull-up unit 12 for pulling-up a divided voltage A, a driving unit 16 for receiving the divided voltage A to generate a power-up detection signal DET for determining the time that a power-up signal PWRUP is enabled, and a driving unit 15 for receiving the power-up detection signal DET to generate the power-up signal PWRUP. The driving unit 16 includes a pull-up unit 14 for pulling-up the power-up detection signal DET and a pull-down unit 13 for pulling-down the power-up detection signal DET.
  • The voltage divider 11 includes resistors R1 and R2 connected in series between the external power supply voltage Vext and a ground voltage Vss. The pull-up unit 12 includes a NMOS transistor N1 that is connected between the external power supply voltage Vext and a node SN1 and the divided voltage A is applied to its gate. The pull-down unit 13 includes an NMOS transistor N2 connected between an output node SN2 and the ground voltage Vss. The divided voltage A is applied to a gate of the NMOS transistor N2. The pull-up unit 14 includes a resistor R3 connected between the external power supply voltage Vext and the output node SN2. The driving unit 15 includes an inverter IV1 connected between the external power supply voltage Vext and the ground voltage Vss. The inverter IV1 inverts the power-up detection signal DET to output the power-up signal PWRUP.
  • The construction of the power-up signal generator of FIG. 2 is the same as that of the power-up signal generator of FIG. 1, except that a PMOS transistor P1 is used in the pull-up unit 14 instead of the resistor R3. Accordingly, a detailed description of FIG. 2 is omitted.
  • In the prior power-up signal generator, the power-up signal PWRUP is disabled at a low level until an internal power supply voltage, which is generated from the external power supply voltage Vext, reaches a stable level. The power-up signal PWRUP is enabled at a high level when the current flowing through the resistor R3 (FIG. 3) or the PMOS transistor P1 (FIG. 2) is larger than the current flowing through the NMOS transistor N2.
  • The power-up signal PWRUP is always enabled in a deep power down entry, as well as in a deep power down exit. The power-up signal PWRUP is always enabled because some semiconductor elements such as a clock buffer, or a mode register set, etc., should be in an operation state during the deep power down exit.
  • However, if the power-up signal PWRUP is enabled at a high level in a deep power down entry, the DRAM device operates in the state in which the internal power supply voltage is not generated. Accordingly, the semiconductor elements that operate by the internal power supply voltage will malfunction because the internal power supply voltage Vint is not provided thereto.
    • SUMMARY
  • It is an object of the present invention to prevent a malfunction in the deep power down entry by using a deep power down power-up signal which is always enabled for semiconductor elements which maintain at a stand by mode in the deep power down entry and using a power up signal which is disabled in the deep power down entry and enabled in a deep power down exit for semiconductor elements which operates after an internal power supply voltage is generated.
  • The disclosed apparatus may include a power-up detector for generating a power-up detection signal by means of an external power supply voltage; deep power down power-up signal generator for generating a deep power down power-up signal in response to the power-up detection signal, a power-up signal generator for generating a power-up signal in response to the power-up detection signal and power-up controller for determining whether or not enable the power-up signal in a deep power down entry.
  • In another aspect, the disclosed apparatus may include a power-up detector for generating a power-up detection signal by means of an external power supply voltage, a deep power down power-up signal generator for receiving the power-up detection signal to generate a deep power down power-up signal and a power-up controller for receiving the power-up detection signal and a deep power down mode signal to generate a power-up control signal. The disclosed apparatus may also include a power-up signal generator for generating a power-up signal that is enabled or disabled in response to the power-up control signal.
  • In another aspect, the disclosed apparatus may include a deep power down power-up signal generator for generating a deep power down power-up detection signal by means of an external power supply voltage, power-up signal generator for generating a power-up signal by the means of an internal power supply voltage and power-up controller for determining whether or not enable the power-up signal in a deep power down entry.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1 and 2 are circuit diagrams of power-up signal generators according to the prior art;
  • FIGS. 3 and 4 are circuit diagrams of a first type of power-up signal generators;
  • FIGS. 5 and 6 are circuit diagrams of a second type of power-up signal generators;
  • FIGS. 7A to 7C are detailed circuit diagrams of power-up controllers of FIGS. 5 and 6;
  • FIGS. 8 and 9 are circuit diagrams of a third type of power-up signal generators; and
  • FIG. 10 is a timing diagram of the power-up signal generator.
    • DETAILED DESCRIPTION
  • Turning now to FIGS. 3 and 4, the first type of power-up signal generators include a power-up detector 110, a deep power down power-up signal generator 120, a power-up signal generator 130 and a power-up controller 140.
  • The power-up detector 110 includes a voltage divider 111 for dividing an external power supply voltage Vext, a pull-up unit 112 for pulling-up a divided voltage A and a driving unit 115 for receiving the divided voltage A to generate a power-up detection signal DET for determining an enable time of a deep power down power-up signal DPD-PWRUP and a power-up signal PWRUP. The driving unit 115 includes a pull-up unit 114 for pulling-up the power-up detection signal DET and a pull-down unit 113 for pulling-down the power-up detection signal DET.
  • The voltage divider 111 includes resistors R11 and R12 connected in series between the external power supply voltage Vext and a ground voltage Vss. The pull-up unit 112 includes an NMOS transistor N11 connected between the external power supply voltage Vext and a node SN11 and has the divided voltage A applied to its gate. The pull-down unit 113 includes a NMOS transistor N12 connected between an output node SN12 and the ground voltage Vss. The divided voltage A is applied to the gate of N12. The pull-up unit 114 includes a resistor R13 connected between the external power supply voltage Vext and the output node SN12.
  • The power-up detector 110 outputs the power-up detection signal DET according to a current ratio of the resistor R13 and the NMOS transistor N12. The power-up detection signal DET determines the time that the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP are enabled. That is, when the current flowing through the resistor R13 (or the PMOS transistor P12 of FIG. 4) is larger than the current flowing through the NMOS transistor N12, the power-up detector 110 outputs the power-up detection signal DET of a low level to enable the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP at a high level.
  • The inverter IV11 inverts the power-up detection signal DET. The deep power down power-up signal generator 120 includes inverters IV12 and IV13 connected between the external power supply voltage Vext and the ground voltage Vss. The inverters IV12 and IV13 invert an output signal of an inverter IV11 to generate the deep power down power-up signal DPD-PWRUP.
  • The deep power down power-up signal generator 120 generates the deep power down power-up signal DPD-PWRUP, which is always enabled in the deep power down entry as well as the deep power down exit.
  • The power-up signal generator 130 includes inverters IV14 and IV15 connected between the internal power supply voltage Vint and the ground voltage Vss. The inverters IV14 and IV15 invert the output signal of the inverter IV11 to generate the power-up signal PWRUP. The power-up signal generator 130 generates the power-up signal PWRUP, which is disabled at a low level in deep power down entry and enabled at a high level by the internal power supply voltage Vint in the deep power down exit.
  • The power-up controller 140 includes a PMOS transistor P11 with its source connected to the external power supply voltage Vext. A deep power down mode signal DPD is applied to its gate. In the deep power down entry, the deep power down mode signal DPD is at a high level and, therefore, the power-up controller 140 is not enabled and does not provide the external power supply voltage Vext to the power-up signal generator 130. In the deep power down exit, the deep power down mode signal DPD is at a low level and, therefore, the power-up controller 140 is enabled to provide the internal power supply voltage Vint from the external power supply voltage Vext. The internal power supply voltage Vint is, in turn, supplied to the power-up signal generator 130.
  • The construction of the power-up signal generator of FIG. 4 is substantially the same as that of the power-up signal generator in FIG. 3 except that a PMOS transistor P12 is used in the power-up detector 110 rather than the resistor R13 of FIG. 3. Accordingly, a detailed description of FIG. 4 is omitted.
  • Hereinafter, operation of the power-up signal generator of FIGS. 3 and 4 is described in brief. First, the deep power down power-up signal DPD-PWRUP is used for a clock enable buffer, or a mode register set, etc., which should be in a standby state in the deep power down entry. The power-up signal PWRUP is used for an initialization of other semiconductor elements in a DRAM device by means of the internal power supply voltage.
  • When the current flowing through the resistor R13 (FIG. 3) or the PMOS transistor P12 (FIG. 4) is larger than the current flowing through the NMOS transistor N12, the power-up detection signal DET transitions to a low level. When the power-up detection signal DET transitions to a low state, the deep power down power-up signal DPD-PWRUP and a power-up signal PWRUP become enabled at high levels.
  • At this time, the deep power down power-up signal DPD-PWRUP is always enabled at a high level in the deep power down entry and the deep power down exit. On the other hand, the power-up signal PWRUP is disabled at a low level in the deep power down entry and is enabled at a high state by the internal power supply voltage Vint from the PMOS transistor P11 in the deep power down exit.
  • In more detail, the deep power down mode signal DPD is at a high level in the deep power down power-up entry and, therefore, the PMOS transistor P11 turns off. Because the external power supply voltage Vext is not provided to the inverters IV14 and IV15, the power-up signal PWRUP is disabled at a low level. In the deep power down power-up exit, the deep power down mode signal DPD is at a low level and therefore the PMOS transistor P11 turns on and the internal power supply voltage Vint is supplied from the external power supply voltage Vext. Because the internal power supply voltage is provided to the power-up signal generator 130, the power-up signal PWRUP is enabled at a high level by the internal power supply voltage Vint.
  • According to the apparatuses shown in FIGS. 3 and 4, the deep power down power-up signal DPD-PWRUP is enabled at a high level in the deep power down entry and the deep power down exit. Apparatuses shown in FIGS. 3 and 4 disable the power-up signal PWRUP at a low level in the deep power down entry and enable the power-up signal PWRUP at a high level in the deep power down exit. Therefore, the malfunction of the semiconductor chip device can be prevented in the deep power down entry.
  • FIG. 5 and FIG. 6 are circuit diagrams of a second type of power-up signal generators. The power-up signal generators include a power-up detector 210, a deep power down power-up signal generator 220, a power-up controller 230, and a power-up signal generator 240.
  • The power-up detector 210 includes a voltage divider 211 for dividing an external power supply voltage Vext, a pull-up unit 212 for pulling-up a divided voltage A, and a driving unit 215 for receiving the divided voltage A to generate a power-up detection signal DET for determining an enable time of a deep power down power-up signal DPD-PWRUP and a power-up signal PWRUP. The driving unit 215 includes a pull-down unit 213 for pulling-down the power-up detection signal DET and a pull-up unit 214 for pulling-up the power-up detection signal DET.
  • The voltage divider 211 includes resistors R21 and R22 connected in series between the external power supply voltage Vext and a ground voltage Vss. The pull-up unit 212 includes a NMOS transistor N21 with its source and its drain connected to the external power supply voltage Vext and a node SN21, respectively. The divided voltage A is applied to the gate of the NMOS transmitter N21. The pull-down unit 213 includes a NMOS transistor N22 with its drain and its source are connected to an output node SN22 and the ground voltage Vss respectively. The divided voltage A is applied to the gate of the NMOS transistor N22. The pull-up unit 214 includes a resistor R23 connected between the external power supply voltage Vext and the output node SN22.
  • The power-up detector 210 outputs the power-up detection signal DET according to a current ratio of the resistor R23 and the NMOS transistor N22 and determines when the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP are enabled by the power-up detection signal DET. That is, when the current flowing through the resistor R23 (FIG. 5) or the PMOS transistor P21 (FIG. 6) is larger than the current flowing through the NMOS transistor N22, the power-up detector 210 outputs the power-up detection signal DET of a low level to enable the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP at high levels.
  • The deep power down power-up signal generator 220 includes inverters IV21, IV22 and IV23 connected between the external power supply voltage Vext and the ground voltage Vss. The inverters IV21-IV23 invert the power-up detection signal DET to generate the deep power down power-up signal DPD-PWRUP.
  • The deep power down power-up signal generator 220 generates the deep power down power-up signal DPD-PWRUP, which is always enabled in the deep power down entry and the deep power down exit.
  • The power-up controller 230 receives the power-up detection signal DET and the deep power down mode signal DPD and generates a power-up control signal PWRUPZ for controlling whether to enable the power-up signal PWRUP.
  • The power-up controller 230 may have the construction as shown in any of FIG. 7A through FIG. 7C.
  • The power-up controller 230, as shown in FIG. 7A includes an inverter IV27 connected between the external power supply voltage Vext and the ground voltage Vss. The inverter IV27 inverts the power-up detection signal DET. An inverter IV28 is also connected between the external power supply voltage Vext and the ground voltage Vss and inverts the deep power down mode signal DPD. A NAND gate ND1 is connected between the external power supply voltage Vext and the ground voltage Vss and carries out NAND logic on the output signals of the inverters IV27 and IV28 to generate the power-up control signal PWRUPZ.
  • The power-up controller 230, as shown in FIG. 7B, includes a NOR gate NR1, connected between the external power supply voltage Vext and the ground voltage Vss, which carries out NOR logic on the power-up detection signal DET and the deep power down mode signal DPD. An inverter IV29, which is connected between the external power supply voltage Vext and the ground voltage Vss, inverts an output signal of the NOR gate NR1 to generate the power-up control signal PWRUPZ.
  • The power-up controller 230, as shown in FIG. 7C, includes an inverter IV30 that is connected between the external power supply voltage Vext and the ground voltage Vss and inverts the deep power down mode signal DPD. A PMOS transistor P22 has its source and its drain connected to the external power supply voltage Vext and an output stage, respectively. An output signal of the inverter IV30 is applied to the gate of the PMOS transistor P22. A transfer gate T1 receives the power-up detection signal DET to generate the power-up control signal PWRUPZ under the control of the deep power down mode signal DPD and the output signal of the inverter IV30.
  • Returning to FIG. 6, the power-up signal generator 240 includes inverters IV24, IV25 and IV26, each of which is connected between the external power supply voltage Vext and the ground voltage Vss. The inverters IV24-IV26 invert the power-up control signal PWRUPZ to generate the power-up signal PWRUP. The power-up signal generator 240 generates the power-up signal PWRUP, which is disabled at a low level in the deep power down entry and is enabled at a high level in the deep power down exit.
  • The construction of the power-up signal generator of FIG. 6 is the substantially same as that of the power-up signal generator of FIG. 5, except that a PMOS transistor P21 is used in the power-up detector 210 instead of the resistor R23. Accordingly, a detailed description of FIG. 6 is omitted.
  • Hereinafter, an operation of the second type of power-up signal generators is described in brief.
  • The deep power down power-up signal DPD-PWRUP is always enabled at a high level in the deep power down entry and the deep power down exit. On the other hand, the power-up signal PWRUP is disabled at a low level in the deep power down entry and is enabled at a high state in the deep power down exit.
  • In more detail, the deep power down mode signal DPD is at a high level in the deep power down entry and therefore the power-up control signal PWRUPZ transitions to a high level and the power-up signal PWRUP becomes disabled at a low level. In the deep power down exit, the deep power down mode signal DPD is at a low level and the power-up control signal PWRUPZ transitions to a low level and the power-up signal PWRUP becomes enabled at a high level.
  • The second type of power-up signal generators enable the deep power down power-up signal DPD-PWRUP at a high level in the deep power down entry and the deep power down exit. According to the power-up control signal PWRUPZ, the power-up signal PWRUP is disabled at a low level in the deep power down entry power-up signal PWRUP is enabled at a high level in the deep power down exit. Therefore, the malfunction of the semiconductor chip device can be prevented in the deep power down entry.
  • Next, power-up signal generators of a third type are described in more detail with reference to the accompanying FIGS. 8 and 9.
  • FIGS. 8 and 9 are circuit diagrams of the power-up signal generators of the third type. The power-up signal generators include a deep power down power-up signal generator 310, a power-up signal generator 320, and a power-up controller 330.
  • The deep power down power-up signal generator 310 includes a voltage divider 311 for dividing an external power supply voltage Vext, a pull-up unit 312 for pulling-up a divided voltage A, and a driving unit 315 for receiving the divided voltage A to generate a power-up detection signal DET and a driving unit 316 for receiving the power-up detection signal DET to generate a deep power down power-up signal DPD-PWRUP. The driving unit 315 includes a pull-up unit 314 for pulling-up the power-up detection signal DET and a pull-down unit 313 for pulling-down the power-up detection signal DET.
  • The voltage divider 311 includes resistors R31 and R32 connected in series between the external power supply voltage Vext and a ground voltage Vss. The pull-up unit 312 includes a NMOS transistor N31 with its source and its drain connected to the external power supply voltage Vext and a node SN31, respectively. The divided voltage A is applied to the gate of the NMOS transistor N31. The pull-down unit 313 includes a NMOS transistor N32 with its drain and its source connected to an output node SN32 and the ground voltage Vss, respectively. The divided voltage A is applied to the gate of the NMOS transistor N32. The pull-up unit 314 includes a resistor R33 connected between the external power supply voltage Vext and the output node SN32. The driving unit 316 includes inverters IV31, IV32 and IV33 connected between the external power supply voltage Vext and the ground voltage. The inverters IV31-IV33 invert the power-up detection signal DET to generate the deep power down power-up signal DPD-PWRUP.
  • The deep power down power-up signal generator 310 generates the deep power down power-up signal DPD-PWRUP, which is always enabled in the deep power down entry and the deep power down exit.
  • The power-up signal generator 320 includes a voltage divider 331 for dividing an internal power supply voltage Vint, a pull-up unit 332 for pulling-up a divided voltage A, a driving unit 335 for receiving the divided voltage A to generate a power-up detection signal DET, and a driving unit 336 for receiving the power-up detection signal DET to generate a power-up signal PWRUP. The driving unit 335 includes a pull-up unit 334 for pulling-up the power-up detection signal DET and a pull-down unit 333 for pulling-down the power-up detection signal DET.
  • The voltage divider 331 includes resistors R34 and R35 connected in series between the internal voltage Vint and the ground voltage Vss. The pull-up unit 332 includes a NMOS transistor N33 connected between the internal power supply voltage Vint and a node SN33. The divided voltage A is applied to the gate of NMOS transistor N33. The pull-down unit 333 includes a NMOS transistor N34 with its drain and its source connected to an output node SN34 and the ground voltage Vss respectively. The divided voltage A is applied to the gate of the NMOS transistor N34. The pull-up unit 334 includes a resistor R36 connected between the internal power supply voltage Vint and the output node SN34. The driving unit 336 includes inverters IV34, IV35 and IV36 connected between the internal power supply voltage Vint and the ground voltage Vss. The inverters IV34-IV36 invert the power-up detection signal DET to generate the power-up signal PWRUP.
  • The power-up signal generator 320 generates the power-up signal PWRUP, which is disabled at a low level in the deep power down entry and enabled at a high level in the deep power down exit.
  • The power-up controller 330 includes a PMOS transistor P31 with its source connected to the external power supply voltage. The deep power down mode signal DPD is applied to the gate of the PMOS transistor P31.
  • In the deep power down entry, the deep power down mode signal DPD is at a high level, and the power-up controller 330 having the above construction turns off the PMOS transistor P31 and, therefore, does not provide the external power supply voltage Vext. In the deep power down exit, the deep power down mode signal DPD is at a low level, which enables the PMOS transistor P31 and generates the internal power supply voltage Vint from the external power supply voltage Vext and provides the internal power supply voltage Vint to the power-up signal generator 320.
  • The construction of the power-up signal generator of FIG. 9 is substantially the same as that of the power-up signal generator of FIG. 8 except that PMOS transistors P32 and P33 are used in the deep power down power-up signal generator 310 and the power-up signal generator 320 instead of the resistors R33 and R36. Accordingly, a detailed description of FIG. 9 is omitted.
  • Hereinafter, operation of the third type of power-up signal generators is described in brief.
  • The deep power down power-up signal DPD-PWRUP is always enabled at a high level in the deep power down entry and the deep power down exit. On the other hand, the power-up signal PWRUP is disabled at a low level in the deep power down entry and is enabled at a high level in the deep power down exit.
  • In more detail, the deep power down mode signal DPD is at a high level in the deep power down entry and, therefore, the PMOS transistor P31 turns off. The external power supply voltage Vext is not provided and the power-up signal PWRUP becomes disabled at a low level. In the deep power down exit, the deep power down mode signal DPD is at a low level and the PMOS transistor P31 turns on. The internal power supply voltage Vint, which is made from the external power supply voltage Vext, is provided to the power-up signal generator 320 and the power-up signal PWRUP is enabled at a high level by the internal power supply voltage Vint.
  • The third type of power-up signal generators enable the deep power down power-up signal DPD-PWRUP at a high level in the deep power down entry as well as the deep power down exit. The third type of power-up signal generators disables the power-up signal PWRUP at a low level in the deep power down entry and enables the power-up signal PWRUP at a high level in the deep power down exit. Therefore, the malfunction of the semiconductor chip device can be prevented in the deep power down entry.
  • FIG. 10 is an operation waveform of the deep power down power-up signal DPD-PWRUP and the power-up signal PWRUP according to the deep power down mode signal DPD. Referring to FIG. 10, the deep power down power-up signal DPD-PWRUP is continuously enabled at a high level. The power-up signal PWRUP is disabled at a low level in the deep power down entry and, therefore, the internal power supply voltage is not provided.
  • The disclosed apparatus uses a deep power down power-up signal that is always enabled for semiconductor elements that maintain at a standby mode in the deep power down entry. The disclosed apparatus also uses a power-up signal that is disabled in the deep power down entry and enabled in a deep power down exit for semiconductor elements that operate after an internal power supply voltage is generated, thereby preventing malfunction of the semiconductor elements during the deep power down entry.
  • The disclosed apparatus generates the deep power down power-up signal that is always enabled at a high level in the deep power down entry and the deep power down exit. The power-up signal is disabled at a low level in the deep power down entry and is enabled at a high level in the deep power down exit to drive a DRAM device. Accordingly, a malfunction of a semiconductor chip device in the deep power down entry is prevented. Therefore, the chip has stable operation, thereby improving the reliability of the chip.
  • Although certain apparatus constructed in accordance with the teachings of the invention have been described herein, the scope of coverage of this patent is not limited thereto. On the contrary, this patent covers all embodiments of the teachings of the invention fairly falling within the scope of the appended claims either literally or under the doctrine of equivalents.

Claims (7)

1. A power-up signal generator for a semiconductor memory device, comprising:
deep power down power-up signal generator for generating a deep power down power-up signal by means of an external power supply voltage;
power-up signal generator for generating a power-up signal by the means of an internal power supply voltage; and
power-up controller for determining whether or not enable the power-up signal in a deep power down entry.
2. The power-up signal generator as claimed in claim 1, wherein the deep power down power-up signal generator generates the deep power down power-up signal that is always enabled in the deep power down entry and in a deep power down exit by the external power supply voltage.
3. The power-up signal generator as claimed in claim 1, wherein the deep power down power-up signal generator includes:
a divider for dividing the external power supply voltage;
a pull-up device for pulling-up a divided voltage;
a first driver for generating the power-up detection signal by the divided voltage; and
a second driver for generating the deep power down power-up signal in response to the power-up detection signal.
4. The power-up signal generator as claimed in claim 1, wherein the power-up signal generator generates the power-up signal that is disabled in the deep power down entry and enabled by the internal power supply voltage in a deep power down exit.
5. The power-up signal generator as claimed in claim 1, wherein the power-up signal generator includes:
a divider for dividing the internal power supply voltage;
a pull-up device for pulling-up a divided voltage;
a first driver for generating the power-up detection signal by the divided voltage; and
a second driver for generating the power-up signal in response to the power-up detection signal.
6. The power-up signal generator as claimed in claim 1, wherein the power-up controller blocks the external power supply voltage in the deep power down entry and makes the internal power supply voltage from the external power supply voltage and provides it to the power-up signal generator in a deep power down exit.
7. The power-up signal generator as claimed in claim 1, wherein the power-up controller includes a PMOS transistor with the external power supply voltage connected to a source thereof and with a deep power down mode signal applied to a gate thereof.
US11/040,966 2001-12-21 2005-01-21 Power-up signal generator for semiconductor memory devices Abandoned US20050135174A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/040,966 US20050135174A1 (en) 2001-12-21 2005-01-21 Power-up signal generator for semiconductor memory devices

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2001-0082255A KR100408723B1 (en) 2001-12-21 2001-12-21 Power-up signal generator of semiconductor memory device
KR2001-82255 2001-12-21
US10/255,999 US6885605B2 (en) 2001-12-21 2002-09-26 Power-up signal generator for semiconductor memory devices
US11/040,966 US20050135174A1 (en) 2001-12-21 2005-01-21 Power-up signal generator for semiconductor memory devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/255,999 Division US6885605B2 (en) 2001-12-21 2002-09-26 Power-up signal generator for semiconductor memory devices

Publications (1)

Publication Number Publication Date
US20050135174A1 true US20050135174A1 (en) 2005-06-23

Family

ID=19717371

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/255,999 Expired - Lifetime US6885605B2 (en) 2001-12-21 2002-09-26 Power-up signal generator for semiconductor memory devices
US11/040,966 Abandoned US20050135174A1 (en) 2001-12-21 2005-01-21 Power-up signal generator for semiconductor memory devices

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/255,999 Expired - Lifetime US6885605B2 (en) 2001-12-21 2002-09-26 Power-up signal generator for semiconductor memory devices

Country Status (5)

Country Link
US (2) US6885605B2 (en)
JP (1) JP4277133B2 (en)
KR (1) KR100408723B1 (en)
DE (1) DE10251670B4 (en)
TW (1) TW567506B (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070080725A1 (en) * 2005-09-29 2007-04-12 Hynix Semiconductor Inc. Power-up signal generator of semiconductor device
GB2434491A (en) * 2006-01-24 2007-07-25 Toumaz Technology Ltd Power control device for integrated circuit
US20070280024A1 (en) * 2006-05-31 2007-12-06 Hynix Semiconductor Inc. Power-up signal generator for use in semiconductor device
US20080036510A1 (en) * 2006-08-11 2008-02-14 Hynix Semiconductor Inc. Signal generating apparatus capable of measuring trip point of power-up signal and method of measuring trip point of power-up signal using the same
US20090108919A1 (en) * 2007-10-15 2009-04-30 Kabushiki Kaisha Toshiba Power supply circuit using insulated-gate field-effect transistors
US20090302902A1 (en) * 2008-06-04 2009-12-10 Hynix Semiconductor, Inc. Power up signal generation circuit and method for generating power up signal
KR100967987B1 (en) * 2001-11-27 2010-07-07 그라코 미네소타 인크. Electronic distribution unit with continuous weighing and calibration
US20100289536A1 (en) * 2009-05-14 2010-11-18 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US10141298B2 (en) 2016-07-19 2018-11-27 SK Hynix Inc. Semiconductor integrated circuit device relating to an electrical over stress protecting circuit
US10388561B2 (en) 2016-07-19 2019-08-20 SK Hynix Inc. Semiconductor integrated circuit device having electrostatic discharge protection circuit

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100408723B1 (en) * 2001-12-21 2003-12-11 주식회사 하이닉스반도체 Power-up signal generator of semiconductor memory device
US6816994B2 (en) 2002-06-21 2004-11-09 Micron Technology, Inc. Low power buffer implementation
JP2005135484A (en) * 2003-10-29 2005-05-26 Renesas Technology Corp Semiconductor device
KR100552655B1 (en) * 2004-09-17 2006-02-20 주식회사 하이닉스반도체 Power-Up Circuit of Semiconductor Memory and Compensation Method
KR100560942B1 (en) * 2004-12-30 2006-03-14 주식회사 하이닉스반도체 Power-up detection circuit that operates stably regardless of PPT change, and semiconductor device including the same
KR100648857B1 (en) * 2005-03-31 2006-11-24 주식회사 하이닉스반도체 Power-up signal generator and its generation method
KR100812936B1 (en) * 2005-05-03 2008-03-11 주식회사 하이닉스반도체 Internal power supply voltage generation circuit with reduced leakage current in standby mode
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US7590796B2 (en) 2006-07-31 2009-09-15 Metaram, Inc. System and method for power management in memory systems
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US7609567B2 (en) 2005-06-24 2009-10-27 Metaram, Inc. System and method for simulating an aspect of a memory circuit
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US7392338B2 (en) * 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US7580312B2 (en) 2006-07-31 2009-08-25 Metaram, Inc. Power saving system and method for use with a plurality of memory circuits
US7472220B2 (en) * 2006-07-31 2008-12-30 Metaram, Inc. Interface circuit system and method for performing power management operations utilizing power management signals
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US7386656B2 (en) * 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
KR101377305B1 (en) 2005-06-24 2014-03-25 구글 인코포레이티드 An integrated memory core and memory interface circuit
WO2007028109A2 (en) 2005-09-02 2007-03-08 Metaram, Inc. Methods and apparatus of stacking drams
KR100799120B1 (en) * 2005-09-29 2008-01-29 주식회사 하이닉스반도체 Delay circuit
US7602222B2 (en) 2005-09-30 2009-10-13 Mosaid Technologies Incorporated Power up circuit with low power sleep mode operation
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
KR100806120B1 (en) 2006-08-22 2008-02-22 삼성전자주식회사 Internal power supply voltage generation circuit and internal power supply voltage generation method
JP4849994B2 (en) * 2006-08-22 2012-01-11 新日本無線株式会社 Standby circuit
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
KR100955683B1 (en) * 2008-06-04 2010-05-06 주식회사 하이닉스반도체 Pad input signal processing circuit
KR100954110B1 (en) 2008-11-04 2010-04-23 주식회사 하이닉스반도체 Power up signal generator and integrated circuit using the same
DE202010017690U1 (en) 2009-06-09 2012-05-29 Google, Inc. Programming dimming terminating resistor values
CN102298951A (en) * 2010-06-25 2011-12-28 鸿富锦精密工业（深圳）有限公司 Control device and electronic equipment comprising control device
US8570077B2 (en) 2010-12-17 2013-10-29 Qualcomm Incorporated Methods and implementation of low-power power-on control circuits
US8817550B1 (en) * 2011-12-02 2014-08-26 Gsi Technology, Inc. Systems and methods of semiconductor memory devices including features of output buffer initialization circuit(s) and/or multiple power-up detection/handling
US9076510B2 (en) 2012-02-02 2015-07-07 Samsung Electronics Co., Ltd. Power mixing circuit and semiconductor memory device including the same
US9105321B1 (en) * 2014-06-06 2015-08-11 Winbond Electronics Corp. Memory device and driving circuit adopted by the memory device
JP6792667B2 (en) * 2019-05-13 2020-11-25 ウィンボンド エレクトロニクス コーポレーション Semiconductor storage device
US11139256B2 (en) 2019-08-21 2021-10-05 Micron Technology, Inc. Tamper-resistant integrated circuits, and related methods

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5670906A (en) * 1995-07-05 1997-09-23 Micron Quantum Devices, Inc. Integrated circuit operable in a mode having extremely low power consumption
US5936443A (en) * 1995-11-28 1999-08-10 Mitsubishi Denki Kabushiki Kaisha Power-on reset signal generator for semiconductor device
US6510096B2 (en) * 2001-04-27 2003-01-21 Samsung Electronics Co., Ltd. Power down voltage control method and apparatus
US6577553B2 (en) * 2001-04-26 2003-06-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US6885605B2 (en) * 2001-12-21 2005-04-26 Hynix Semiconductor Inc. Power-up signal generator for semiconductor memory devices

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS629585A (en) 1985-07-08 1987-01-17 Toshiba Corp semiconductor memory
US4801820A (en) * 1986-05-02 1989-01-31 Motorola, Inc. LSI array having power down capability
GB9508931D0 (en) * 1995-05-02 1995-06-21 Xilinx Inc Programmable switch for FPGA input/output signals
US5557579A (en) * 1995-06-26 1996-09-17 Micron Technology, Inc. Power-up circuit responsive to supply voltage transients with signal delay
JP3707888B2 (en) * 1996-02-01 2005-10-19 株式会社日立製作所 Semiconductor circuit
US5877975A (en) * 1996-08-13 1999-03-02 Nexcom Technology, Inc. Insertable/removable digital memory apparatus and methods of operation thereof
JP3465493B2 (en) 1996-09-26 2003-11-10 ヤマハ株式会社 Semiconductor integrated circuit
US5822246A (en) * 1996-09-30 1998-10-13 Intel Corporation Method and apparatus for detecting the voltage on the VCC pin
US5880596A (en) * 1996-11-05 1999-03-09 Altera Corporation Apparatus and method for configuring integrated circuit option bits with different bonding patterns
US5880622A (en) * 1996-12-17 1999-03-09 Intel Corporation Method and apparatus for controlling a charge pump for rapid initialization
KR100224764B1 (en) * 1997-01-10 1999-10-15 윤종용 Input buffer of row address strobe signal
JPH10228768A (en) * 1997-02-14 1998-08-25 Mitsubishi Electric Corp Semiconductor storage device
US6081466A (en) * 1998-10-30 2000-06-27 Stmicroelectronics, Inc. Stress test mode entry at power up for low/zero power memories
US6201751B1 (en) * 1999-03-08 2001-03-13 Micron Technology, Inc. Integrated circuit power-up controllers, integrated circuit power-up circuits, and integrated circuit power-up methods

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5670906A (en) * 1995-07-05 1997-09-23 Micron Quantum Devices, Inc. Integrated circuit operable in a mode having extremely low power consumption
US5936443A (en) * 1995-11-28 1999-08-10 Mitsubishi Denki Kabushiki Kaisha Power-on reset signal generator for semiconductor device
US6577553B2 (en) * 2001-04-26 2003-06-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US6510096B2 (en) * 2001-04-27 2003-01-21 Samsung Electronics Co., Ltd. Power down voltage control method and apparatus
US6885605B2 (en) * 2001-12-21 2005-04-26 Hynix Semiconductor Inc. Power-up signal generator for semiconductor memory devices

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100967987B1 (en) * 2001-11-27 2010-07-07 그라코 미네소타 인크. Electronic distribution unit with continuous weighing and calibration
US20070080725A1 (en) * 2005-09-29 2007-04-12 Hynix Semiconductor Inc. Power-up signal generator of semiconductor device
US20100315151A1 (en) * 2006-01-24 2010-12-16 Future Waves Uk Limited Power control circuit
GB2434491A (en) * 2006-01-24 2007-07-25 Toumaz Technology Ltd Power control device for integrated circuit
GB2434491B (en) * 2006-01-24 2007-12-12 Toumaz Technology Ltd Power control circuit
US20100188133A1 (en) * 2006-01-24 2010-07-29 Future Waves Uk Limited Power control circuit
US7952417B2 (en) * 2006-01-24 2011-05-31 Future Waves Uk Limited Power control circuit
US20070280024A1 (en) * 2006-05-31 2007-12-06 Hynix Semiconductor Inc. Power-up signal generator for use in semiconductor device
US7965573B2 (en) 2006-05-31 2011-06-21 Hynix Semiconductor Inc. Power-up signal generator for use in semiconductor device
US20080036510A1 (en) * 2006-08-11 2008-02-14 Hynix Semiconductor Inc. Signal generating apparatus capable of measuring trip point of power-up signal and method of measuring trip point of power-up signal using the same
US8035427B2 (en) 2006-08-11 2011-10-11 Hynix Semiconductor Inc. Signal generating apparatus capable of measuring trip point of power-up signal and method of measuring trip point of power-up signal using the same
US20090108919A1 (en) * 2007-10-15 2009-04-30 Kabushiki Kaisha Toshiba Power supply circuit using insulated-gate field-effect transistors
US7816976B2 (en) * 2007-10-15 2010-10-19 Kabushiki Kaisha Toshiba Power supply circuit using insulated-gate field-effect transistors
US7852129B2 (en) * 2008-06-04 2010-12-14 Hynix Semiconductor Inc. Power up signal generation circuit and method for generating power up signal
US20110032010A1 (en) * 2008-06-04 2011-02-10 Chang-Ho Do Power up signal generation circuit and method for generating power up signal
US20090302902A1 (en) * 2008-06-04 2009-12-10 Hynix Semiconductor, Inc. Power up signal generation circuit and method for generating power up signal
US8054113B2 (en) * 2008-06-04 2011-11-08 Hynix Semiconductor Inc. Power up signal generation circuit and method for generating power up signal
US20100289536A1 (en) * 2009-05-14 2010-11-18 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US7969212B2 (en) 2009-05-14 2011-06-28 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US20110221484A1 (en) * 2009-05-14 2011-09-15 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US8106689B2 (en) 2009-05-14 2012-01-31 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US10141298B2 (en) 2016-07-19 2018-11-27 SK Hynix Inc. Semiconductor integrated circuit device relating to an electrical over stress protecting circuit
US10388561B2 (en) 2016-07-19 2019-08-20 SK Hynix Inc. Semiconductor integrated circuit device having electrostatic discharge protection circuit

Also Published As

Publication number Publication date
KR20030052362A (en) 2003-06-27
JP4277133B2 (en) 2009-06-10
DE10251670A1 (en) 2003-07-17
US20030117875A1 (en) 2003-06-26
JP2003203479A (en) 2003-07-18
US6885605B2 (en) 2005-04-26
KR100408723B1 (en) 2003-12-11
DE10251670B4 (en) 2013-07-04
TW567506B (en) 2003-12-21

Similar Documents

Publication Publication Date Title
US6885605B2 (en) Power-up signal generator for semiconductor memory devices
US6954103B2 (en) Semiconductor device having internal voltage generated stably
TW556215B (en) Power down voltage control method and apparatus
KR100468513B1 (en) Semiconductor memory device operating with low power consumption
US6522193B2 (en) Internal voltage generator for semiconductor memory device
US6201437B1 (en) Internal high voltage generation circuit capable of stably generating internal high voltage and circuit element therefor
US7173480B2 (en) Device for controlling the operation of internal voltage generator
US6101137A (en) Semiconductor memory device having delay locked loop (DLL)
US6778460B1 (en) Semiconductor memory device and method for generation of core voltage
US20050024911A1 (en) Semiconductor memory device capable of reducing current consumption in active mode
US7362167B2 (en) Voltage generator
US6101144A (en) Integrated circuit memory devices having automatically induced standby modes and methods of operating same
US6154415A (en) Internal clock generation circuit of semiconductor device and method for generating internal clock
US4937789A (en) Memory integrated circuit with an improved stand-by mode control circuit
JP3735824B2 (en) Semiconductor memory device having a booster circuit
US5909402A (en) Circuit for driving/controlling sensing amplifier
JP3133673B2 (en) Substrate voltage generation circuit
KR100361658B1 (en) Semiconductor memory device and voltage level control method thereof
KR100403347B1 (en) Power-up generation circuit of semiconductor memory device
KR20050050708A (en) A device for generating internal voltages in a burn-in test mode
US6275439B1 (en) Power supply control apparatus for changing power line connection type in response to operation mode in semiconductor memory device
US6104656A (en) Sense amplifier control circuit in semiconductor memory
US5469387A (en) Circuit for clamping enable clock in a semiconductor memory device
US6473468B1 (en) Data transmission device
GB2296593A (en) Boosting voltage circuit for semiconductor memory device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION