US20050052241A1 - Frequency-selective phase/delay control for an amplifier - Google Patents
Frequency-selective phase/delay control for an amplifier Download PDFInfo
- Publication number
- US20050052241A1 US20050052241A1 US10/656,753 US65675303A US2005052241A1 US 20050052241 A1 US20050052241 A1 US 20050052241A1 US 65675303 A US65675303 A US 65675303A US 2005052241 A1 US2005052241 A1 US 2005052241A1
- Authority
- US
- United States
- Prior art keywords
- amplifier
- signal
- delay
- path
- amplified output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003780 insertion Methods 0.000 claims abstract description 23
- 230000037431 insertion Effects 0.000 claims abstract description 23
- 238000000034 method Methods 0.000 claims description 11
- 230000001066 destructive effect Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 9
- 230000001934 delay Effects 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3282—Acting on the phase and the amplitude of the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3282—Acting on the phase and the amplitude of the input signal
- H03F1/3288—Acting on the phase and the amplitude of the input signal to compensate phase shift as a function of the amplitude
Definitions
- the present invention relates to signal processing, and, in particular, to techniques for controlling the insertion phase or delay of amplifiers.
- Feed-forward amplifiers have two cancellation loops: one for carrier cancellation and one for distortion cancellation. These cancellation loops naturally result in automatic gain and phase control of the amplifier that is “inside” the loops. Hence, power combing of multiple amplifiers is easy to accomplish with little or no effort.
- Feed-forward amplifiers are being replaced with RF-input, digitally pre-distorted amplifiers. These amplifiers do not possess an automatic method for controlling gain or phase. Gain can be addressed with a minor amount of extra effort, but automatic phase control does not have an obvious, low-cost solution.
- the prior art approaches this problem by matching the delay of the main amplifier path with the delay of a reference path.
- a variety of methods can be used to measure the relative insertion phase of the amplifier path against the reference path.
- One well-known technique would be to destructively combine a sample of each path, adjusting the amplifier path phase (and gain) to minimize the residual power.
- the power is typically read with some type of broadband detector, which can be built with a diode operating in the square law region. Variations on this detector include using correlators, log detectors, or phase detectors.
- the underlying principal is to match the delay of the amplifier path to the delay of the reference path so that broadband cancellation occurs, allowing the use of broadband detectors.
- FIG. 1 shows a block diagram of such a prior-art amplifier system 100 .
- Amplifier system 100 has an amplifier path and a reference path.
- the amplifier path includes variable amplitude adjuster 102 , variable phase adjuster 104 , and amplifier 106 , while reference path includes delay element 108 .
- amplifier system 100 has a feedback control loop comprising power detector 110 and microprocessor 112 .
- the purpose of the reference path and the feedback control loop of amplifier system 100 is to ensure that, for a given input signal, the amplitude and phase of the output signal are at desired levels.
- the amplitude and the phase of an input signal can be adjusted as needed by adjusters 102 and 104 , respectively, before the signal is applied to amplifier 106 .
- a portion of the input signal is tapped off at node 114 as a reference signal and applied to delay element 108 , whose purpose is to ensure that the overall signal delay of the reference path matches the overall signal delay of the amplifier path.
- the delayed reference signal from delay element 108 is then applied to node 118 , which also receives a portion of the output signal tapped off at node 116 .
- Node 118 combines the two signals received from delay element 108 and node 116 .
- adjusters 102 and 104 can be set such that the two signals applied to node 118 will be 180° out of phase and equal in amplitude for all signal frequencies. In that case, the interference between the two signals will be perfectly destructive for all frequencies, and power detector 110 should detect minimal power in the signal received from node 118 . If the delay of the reference path were not designed (e.g., with delay element 108 ) to match the delay of the amplifier path, then the two signals input to node 118 would not be 180° out of phase for all signal frequencies, and the interference between the two signals would not be perfectly destructive for all frequencies.
- the term “cancellation” refers to situations in which interference between two combined signals results in approximately perfect destruction, whether or not the two signals have exactly 180 degrees of phase difference and exactly equal magnitude and cancel each other completely. In such situations, the resulting combined signal will have minimal, if not zero, power.
- nodes 114 and 116 are typically implemented using couplers with appropriate scale factors that ensure that cancellation is substantially complete for nominal operations.
- Microprocessor 112 monitors the detected power levels from detector 110 to control the adjustments made to the input signal by amplitude and phase adjusters 102 and 104 in order to minimize the detected power and thereby minimize the overall signal amplitude and phase differences between the amplifier and reference paths (also referred to herein as amplitude and phase offsets or amplitude and phase mismatches). Since delay element 108 nominally equalizes the overall signal delays between the amplifier and reference paths for all signal frequencies, then power detector 110 may be implemented using any of a wide range of types of power detectors, include either wide-band or narrow-band power detectors.
- the cancellation technique of FIG. 1 works well when the delay of the amplifier path is short and/or building the reference path delay element is not too costly. If, however, the amplifier path delay is not short, then it can be expensive to realize a reference path delay that is broadband, relatively constant with time, operating power, and temperature, and easy to manufacture.
- the typical choices for an amplifier in the Universal Mobile Telecommunication Service (UMTS) band, for instance, would be a cavity filter, printed transmission lines, or coaxial cable. Each of these has its drawbacks in performance, and all of them are costly. For example, a rule of thumb might be to assume $1 per nsec of delay for a coaxial solution. A typical RF pre-distorted amplifier might have 80-85 nsec of delay, making this a costly solution.
- FIG. 1 shows a block diagram of a prior-art amplifier system
- FIG. 2 shows a high-level block diagram of an amplifier system having an input signal Vin, which drives two paths that are then recombined to form an output signal Vout;
- FIGS. 3-6 show high-level block diagrams of amplifier systems according to different embodiments of the present invention.
- FIG. 7 shows a graphical representation of combined signal power over a particular frequency range for an amplifier system having a nominal delay offset of 80 nsec, showing the relationship between frequency and cancellation;
- FIGS. 8 ( a )-( c ) show graphical representations of combined signal power for an amplifier system having a nominal delay offset of 80 nsec with cancellation at 2140 MHz for different phase shifts;
- FIGS. 9 ( a )-( c ) show graphical representations of combined signal power for an amplifier system having a nominal delay offset of 80 nsec with cancellation at 2140 MHz for different delay shifts.
- FIG. 2 shows a high-level block diagram of an amplifier system 200 having an input signal Vin, which drives two paths 202 and 204 , which are then recombined (at node 206 ) to form an output signal Vout.
- Vin input signal
- Vin input signal
- ⁇ represents the difference in delay between the two paths
- ⁇ represents the difference in phase between the two paths
- ⁇ represents the attenuation of second path 204 relative to first path 202 .
- Equation (8) implies that cancellation at a particular frequency can be achieved with an arbitrary amount of delay mismatch as long as an appropriate amount of phase mismatch is selected, and vice versa. Moreover, for given levels of phase and delay mismatch, cancellation will occur at a series of frequencies.
- the analysis can proceed by calculating a frequency where this cancellation will occur based on the desired insertion phase and the actual delay mismatch.
- multiple solutions in frequency may exist within the operating bandwidth of the amplifier. This presents options in selecting the frequency used to monitor the cancellation. For instance, if the signal consists of UMTS carriers that are relatively constant in frequency, it may be desirable to have the cancellation occur at a frequency occupied by a UMTS carrier to avoid the use of a pilot tone signal. Alternatively, if a pilot tone signal is used for the cancellation, then a frequency that is not currently being used by the transmitter driving the amplifier system can be selected.
- FIG. 3 shows a high-level block diagram of an amplifier system 300 , according to one embodiment of the present invention.
- Amplifier system 300 is similar to prior-art amplifier system 100 of FIG. 1 .
- One significant difference between the two systems, however, is that amplifier system 300 does not have a delay element, similar to delay element 108 , in its reference path that equalizes the overall signal delays of the amplifier and reference paths.
- amplifier system 300 has an amplifier path and a reference path. Like the amplifier path of system 100 , the amplifier path of system 300 includes a variable amplitude adjuster ( 302 ), a variable phase adjuster ( 304 ), and an amplifier ( 306 ). As mentioned before, however, the reference path of system 300 does not have a delay element that equalizes the overall signal delays of the amplifier and reference paths. Depending on the particular implementation, the reference path may have an optional delay element, such as delay element 308 of FIG. 3 , but that delay element is not intended to equalize the overall signal delays of the amplifier and reference paths. In fact, delay element 308 , if used, is preferably implemented using a relatively inexpensive delay element, such as a 500-nsec SAW filter, that causes the delay of the reference path to be much greater than the delay of the amplifier path.
- a relatively inexpensive delay element such as a 500-nsec SAW filter
- the overall signal delay of the amplifier path of amplifier system 300 will typically be either significantly longer than (e.g., when delay element 308 is not included) or significantly shorter than (e.g., when delay element 308 is included) the overall signal delay of its reference path.
- delay offsets between the amplifier and reference paths can range from tens of nanoseconds to thousands of nanoseconds or even longer.
- the delay offsets may vary significantly from system to system as a result of differences during fabrication and manufacturing.
- amplifier system 300 also has a feedback control loop that includes a power detector ( 310 ) and a controller (e.g., microprocessor 312 ).
- power detector 310 is preferably a narrow-band, frequency-selective power detector that is capable of detecting signal power level over a relatively narrow, selected frequency range, where the detector can be controlled to sequentially operate at a variety of different such narrow-band frequencies.
- the amplitude and phase/delay of an input signal are controllably adjusted by adjusters 302 and 304 , respectively, prior to being amplified by amplifier 306 .
- a portion of the input signal is tapped off at node 314 as a reference signal.
- the reference signal is applied directly (i.e., without any intervening delay elements other than the signal path conductor itself) to node 318 , which also receives a portion of the output signal tapped off at node 316 .
- Node 318 combines the two signals received from nodes 314 and 316 to form a combined signal.
- Power detector 310 measures the power of the combined signal from node 318 at a selected frequency.
- Microprocessor 312 controls the operations of adjusters 302 and 304 based on the detected power levels from power detector 310 . In addition, microprocessor 312 controls the selection of the frequency at which power detector 310 operates.
- the amplifier path will have a particular phase offset and a particular delay offset relative to the reference path. According to Equation (8), these delay and phase differences will result in perfect cancellation at a series of particular frequencies.
- microprocessor 312 can control the amplitude and phase/delay of the signal applied to amplifier 306 to minimize the detected power, without having to implement a delay element in the reference path that equalizes the overall signal delays between the amplifier and reference paths.
- amplifier system 300 can be operated to ensure that the amplifier path maintains a desired insertion phase or delay. If, for example, a different insertion phase is desired, Equation (8) can be used to determine a cancellation frequency corresponding to the new insertion phase. Microprocessor 312 can then instruct power detector 310 to operate at the new frequency and then control adjusters 302 and 304 in order to minimize the detected power from node 318 , thereby achieving the new desired insertion phase.
- the ability to select the operating frequency of power detector 310 also provides an easy way to compensate for variations from unit to unit in insertion phase and/or delay. If, for example, the insertion phase of the reference path is slightly high or low, then a new frequency can be calculated to achieve the desired insertion phase in the amplifier path.
- a similar technique can be used to temperature compensate the insertion phase or delay variation of the reference path. Once the amount of variation is identified as a function of temperature (or any other parameter), the cancellation frequency can be chosen to compensate for that variation. This can be accomplished without having to put a phase adjuster or a delay adjuster in the reference path.
- the technique has been described as a method to control the insertion phase and amplitude of the amplifier.
- this method could be used to control the insertion delay and amplitude.
- the delay mismatch needed is only 500 nsec. If necessary, an inexpensive delay element can be added, e.g., to the reference path, such as delay element 308 of FIG. 3 , to achieve the desired level of delay mismatch. There are low-cost options available for a 500-nsec delay line at 2 GHz, for example, using a SAW filter.
- the delay delta between the two paths is approximately 80 nsec.
- the cancellation nulls will be separated by about 12.5 MHz.
- FIG. 4 shows a high-level block diagram of an amplifier system 400 , according to an alternative embodiment of the present invention.
- Amplifier system 400 is similar to amplifier system 300 of FIG. 3 , except that, in amplifier system 400 , a pilot tone is injected into both the amplifier and reference paths for cancellation.
- the frequency of the pilot tone is preferably selected such that Equation (8) is satisfied for the existing phase and delay offsets.
- the desired amplitude and phase of the amplifier path can be achieved by controlling the amplitude and phase adjusters to minimize the detected power.
- microprocessor 412 can change the pilot tone frequency as necessary to achieve desired results.
- FIG. 3 supports operating modes in which the input signal is split between the amplifier and reference paths
- FIG. 4 supports operating modes in which a pilot tone is injected into both the amplifier and reference paths.
- Alternative embodiments may be implemented that support both of these two sets of operating modes.
- FIG. 5 shows a high-level block diagram of an amplifier system 500 , according to another alternative embodiment of the present invention.
- Amplifier system 500 is similar to amplifier system 300 of FIG. 3 , except that amplifier system 500 has a variable phase (or delay) adjuster 528 in its reference path.
- adjuster 528 can be controlled by microprocessor 512 to change the phase or delay of the reference path as needed to ensure that at least one frequency in the current input signal satisfies Equation (8).
- FIG. 8 ( a ) shows a graphical representation of combined signal power for a properly aligned amplifier system having a delay offset of 80 nsec with cancellation at 2140 MHz.
- FIG. 8 ( b ) shows a graphical representation of combined signal power for the same amplifier system after a 5-degree shift in phase in the amplifier path
- FIG. 8 ( c ) shows a graphical representation of combined signal power for the same amplifier system after a 10-degree shift in phase in the amplifier path.
- the present invention can be implemented in the context of a wide variety of amplifier systems, including those that rely on pre-compensation and/or feed-forward compensation to linearize an amplifier.
- Equation (8) was derived for a system in which the signals generated by the two paths are combined using a summation node, and amplifier systems 300 - 600 are correspondingly shown using nodes that combine the amplifier and reference path signals by addition. It will be appreciated that the present invention could alternatively be implemented using a difference node that generates a combined signal based on the difference between the amplifier and reference path signals to achieve cancellation at particular frequencies.
- the present invention may be implemented in the context of wireless signals transmitted from a base station to one or more mobile units of a wireless communication network.
- embodiments of the present invention could be implemented for wireless signals transmitted from a mobile unit to one or more base stations.
- the present invention can also be implemented in the context of other wireless and even wired communication networks to reduce spurious emissions.
- Embodiments of the present invention may be implemented as circuit-based processes, including possible implementation on a single integrated circuit (such as an ASIC or an FPGA), a multi-chip module, a single card, or a multi-card circuit pack.
- a single integrated circuit such as an ASIC or an FPGA
- multi-chip module such as an ASIC or an FPGA
- a single card such as an ASIC or an FPGA
- various functions of circuit elements may also be implemented as processing steps in a software program.
- Such software may be employed in, for example, a digital signal processor, micro-controller, or general-purpose computer.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
- The present invention relates to signal processing, and, in particular, to techniques for controlling the insertion phase or delay of amplifiers.
- Feed-forward amplifiers have two cancellation loops: one for carrier cancellation and one for distortion cancellation. These cancellation loops naturally result in automatic gain and phase control of the amplifier that is “inside” the loops. Hence, power combing of multiple amplifiers is easy to accomplish with little or no effort.
- Feed-forward amplifiers are being replaced with RF-input, digitally pre-distorted amplifiers. These amplifiers do not possess an automatic method for controlling gain or phase. Gain can be addressed with a minor amount of extra effort, but automatic phase control does not have an obvious, low-cost solution.
- The prior art approaches this problem by matching the delay of the main amplifier path with the delay of a reference path. Once the delay of the two paths is matched, a variety of methods can be used to measure the relative insertion phase of the amplifier path against the reference path. One well-known technique would be to destructively combine a sample of each path, adjusting the amplifier path phase (and gain) to minimize the residual power. The power is typically read with some type of broadband detector, which can be built with a diode operating in the square law region. Variations on this detector include using correlators, log detectors, or phase detectors. The underlying principal is to match the delay of the amplifier path to the delay of the reference path so that broadband cancellation occurs, allowing the use of broadband detectors.
-
FIG. 1 shows a block diagram of such a prior-art amplifier system 100.Amplifier system 100 has an amplifier path and a reference path. The amplifier path includesvariable amplitude adjuster 102,variable phase adjuster 104, andamplifier 106, while reference path includesdelay element 108. In addition,amplifier system 100 has a feedback control loop comprisingpower detector 110 andmicroprocessor 112. The purpose of the reference path and the feedback control loop ofamplifier system 100 is to ensure that, for a given input signal, the amplitude and phase of the output signal are at desired levels. - In operation, the amplitude and the phase of an input signal can be adjusted as needed by
adjusters amplifier 106. A portion of the input signal is tapped off atnode 114 as a reference signal and applied to delayelement 108, whose purpose is to ensure that the overall signal delay of the reference path matches the overall signal delay of the amplifier path. The delayed reference signal fromdelay element 108 is then applied tonode 118, which also receives a portion of the output signal tapped off atnode 116.Node 118 combines the two signals received fromdelay element 108 andnode 116. - When the overall signal delay of the amplifier path identically matches the overall signal delay of the reference path, then
adjusters node 118 will be 180° out of phase and equal in amplitude for all signal frequencies. In that case, the interference between the two signals will be perfectly destructive for all frequencies, andpower detector 110 should detect minimal power in the signal received fromnode 118. If the delay of the reference path were not designed (e.g., with delay element 108) to match the delay of the amplifier path, then the two signals input tonode 118 would not be 180° out of phase for all signal frequencies, and the interference between the two signals would not be perfectly destructive for all frequencies. As used in the specification, the term “cancellation” refers to situations in which interference between two combined signals results in approximately perfect destruction, whether or not the two signals have exactly 180 degrees of phase difference and exactly equal magnitude and cancel each other completely. In such situations, the resulting combined signal will have minimal, if not zero, power. Those skilled in the art will appreciate thatnodes -
Microprocessor 112 monitors the detected power levels fromdetector 110 to control the adjustments made to the input signal by amplitude andphase adjusters delay element 108 nominally equalizes the overall signal delays between the amplifier and reference paths for all signal frequencies, thenpower detector 110 may be implemented using any of a wide range of types of power detectors, include either wide-band or narrow-band power detectors. - The cancellation technique of
FIG. 1 works well when the delay of the amplifier path is short and/or building the reference path delay element is not too costly. If, however, the amplifier path delay is not short, then it can be expensive to realize a reference path delay that is broadband, relatively constant with time, operating power, and temperature, and easy to manufacture. The typical choices for an amplifier in the Universal Mobile Telecommunication Service (UMTS) band, for instance, would be a cavity filter, printed transmission lines, or coaxial cable. Each of these has its drawbacks in performance, and all of them are costly. For example, a rule of thumb might be to assume $1 per nsec of delay for a coaxial solution. A typical RF pre-distorted amplifier might have 80-85 nsec of delay, making this a costly solution. - Aspects, features, and advantages of the present invention will become more fully apparent from the following detailed description, the appended claims, and the accompanying drawings in which like reference numerals identify similar or identical elements.
-
FIG. 1 shows a block diagram of a prior-art amplifier system; -
FIG. 2 shows a high-level block diagram of an amplifier system having an input signal Vin, which drives two paths that are then recombined to form an output signal Vout; -
FIGS. 3-6 show high-level block diagrams of amplifier systems according to different embodiments of the present invention; -
FIG. 7 shows a graphical representation of combined signal power over a particular frequency range for an amplifier system having a nominal delay offset of 80 nsec, showing the relationship between frequency and cancellation; - FIGS. 8(a)-(c) show graphical representations of combined signal power for an amplifier system having a nominal delay offset of 80 nsec with cancellation at 2140 MHz for different phase shifts; and
- FIGS. 9(a)-(c) show graphical representations of combined signal power for an amplifier system having a nominal delay offset of 80 nsec with cancellation at 2140 MHz for different delay shifts.
-
FIG. 2 shows a high-level block diagram of anamplifier system 200 having an input signal Vin, which drives twopaths FIG. 2 , τ represents the difference in delay between the two paths, φ represents the difference in phase between the two paths, and α represents the attenuation ofsecond path 204 relative tofirst path 202. - The input and output signals Vin and Vout may be represented as a function of time at a particular frequency ω=2πf according to the following Equations (1) and (2):
Vin(t)=A cos(ω·t) (1)
Vout(t)=A cos(ω·t)+α·A cos(ω·(t+τ)+φ). (2) - To achieve cancellation, Vout(t) is driven to zero. This will happen if the following Equation (3) is satisfied for all time 1:
A cos(ω·t)+α·A cos(ω·(t+τ)+φ)=0. (3)
Rewriting Equation (3) yields Equations (4) and (5) as follows:
cos(ω·t)=−α cos(ω·(t+τ)+φ) (4)
cos(ω·t)=α cos(ω·(t+τ)+φ+τ). (5) - Two sinusoids will be equal to each other at all times if their magnitudes and phases are equal. Applying these conditions to the two sinusoids of Equation (5) yields Equations (6) and (7) as follows:
α=1 (6)
ω·t=ω·(t+τ)+φ+τ+N2π, (7)
where N is an integer. - Solving Equation (7) for the delay difference τ yields Equation (8) as follows:
Equation (8) implies that cancellation at a particular frequency can be achieved with an arbitrary amount of delay mismatch as long as an appropriate amount of phase mismatch is selected, and vice versa. Moreover, for given levels of phase and delay mismatch, cancellation will occur at a series of frequencies. - With the goal of holding phase and gain constant in a delayed amplifier path (e.g.,
path 204 ofFIG. 2 ) using a non-delayed reference path (e.g., path 202), the analysis can proceed by calculating a frequency where this cancellation will occur based on the desired insertion phase and the actual delay mismatch. Depending on the amount of delay mismatch that exists, multiple solutions (in frequency) may exist within the operating bandwidth of the amplifier. This presents options in selecting the frequency used to monitor the cancellation. For instance, if the signal consists of UMTS carriers that are relatively constant in frequency, it may be desirable to have the cancellation occur at a frequency occupied by a UMTS carrier to avoid the use of a pilot tone signal. Alternatively, if a pilot tone signal is used for the cancellation, then a frequency that is not currently being used by the transmitter driving the amplifier system can be selected. -
FIG. 3 shows a high-level block diagram of anamplifier system 300, according to one embodiment of the present invention.Amplifier system 300 is similar to prior-art amplifier system 100 ofFIG. 1 . One significant difference between the two systems, however, is thatamplifier system 300 does not have a delay element, similar to delayelement 108, in its reference path that equalizes the overall signal delays of the amplifier and reference paths. - Like prior-
art amplifier system 100,amplifier system 300 has an amplifier path and a reference path. Like the amplifier path ofsystem 100, the amplifier path ofsystem 300 includes a variable amplitude adjuster (302), a variable phase adjuster (304), and an amplifier (306). As mentioned before, however, the reference path ofsystem 300 does not have a delay element that equalizes the overall signal delays of the amplifier and reference paths. Depending on the particular implementation, the reference path may have an optional delay element, such asdelay element 308 ofFIG. 3 , but that delay element is not intended to equalize the overall signal delays of the amplifier and reference paths. In fact,delay element 308, if used, is preferably implemented using a relatively inexpensive delay element, such as a 500-nsec SAW filter, that causes the delay of the reference path to be much greater than the delay of the amplifier path. - In either case, the overall signal delay of the amplifier path of
amplifier system 300 will typically be either significantly longer than (e.g., whendelay element 308 is not included) or significantly shorter than (e.g., whendelay element 308 is included) the overall signal delay of its reference path. Depending on the particular application and implementation details, delay offsets between the amplifier and reference paths can range from tens of nanoseconds to thousands of nanoseconds or even longer. Moreover, for a given system design, the delay offsets may vary significantly from system to system as a result of differences during fabrication and manufacturing. - Like prior-
art amplifier system 100,amplifier system 300 also has a feedback control loop that includes a power detector (310) and a controller (e.g., microprocessor 312). Inamplifier system 300, however,power detector 310 is preferably a narrow-band, frequency-selective power detector that is capable of detecting signal power level over a relatively narrow, selected frequency range, where the detector can be controlled to sequentially operate at a variety of different such narrow-band frequencies. - In operation, in the amplifier path, the amplitude and phase/delay of an input signal are controllably adjusted by
adjusters amplifier 306. Prior to such adjustment and amplification, a portion of the input signal is tapped off atnode 314 as a reference signal. Whendelay element 308 is not included, the reference signal is applied directly (i.e., without any intervening delay elements other than the signal path conductor itself) tonode 318, which also receives a portion of the output signal tapped off atnode 316.Node 318 combines the two signals received fromnodes -
Power detector 310 measures the power of the combined signal fromnode 318 at a selected frequency.Microprocessor 312 controls the operations ofadjusters power detector 310. In addition,microprocessor 312 controls the selection of the frequency at whichpower detector 310 operates. - At any given time, the amplifier path will have a particular phase offset and a particular delay offset relative to the reference path. According to Equation (8), these delay and phase differences will result in perfect cancellation at a series of particular frequencies. By monitoring the power of the combined signal at one of these particular frequencies,
microprocessor 312 can control the amplitude and phase/delay of the signal applied toamplifier 306 to minimize the detected power, without having to implement a delay element in the reference path that equalizes the overall signal delays between the amplifier and reference paths. - In this way,
amplifier system 300 can be operated to ensure that the amplifier path maintains a desired insertion phase or delay. If, for example, a different insertion phase is desired, Equation (8) can be used to determine a cancellation frequency corresponding to the new insertion phase.Microprocessor 312 can then instructpower detector 310 to operate at the new frequency and then controladjusters node 318, thereby achieving the new desired insertion phase. - The ability to select the operating frequency of
power detector 310 also provides an easy way to compensate for variations from unit to unit in insertion phase and/or delay. If, for example, the insertion phase of the reference path is slightly high or low, then a new frequency can be calculated to achieve the desired insertion phase in the amplifier path. - A similar technique can be used to temperature compensate the insertion phase or delay variation of the reference path. Once the amount of variation is identified as a function of temperature (or any other parameter), the cancellation frequency can be chosen to compensate for that variation. This can be accomplished without having to put a phase adjuster or a delay adjuster in the reference path.
- Yet another benefit is that automatic gain control can also be provided as part of the control of the cancellation loop.
- In the description so far, the technique has been described as a method to control the insertion phase and amplitude of the amplifier. Alternatively, this method could be used to control the insertion delay and amplitude.
- The bandwidth of the frequency-selective power detector will limit the amount of delay mismatch that can be accommodated between the two paths. For instance, if the delay mismatch is very large, then, according to Equation (8), the cancellation bandwidth will be very narrow and a narrower-bandwidth power detector should be used.
- Another consideration on the delay mismatch involves the signal that will be used to drive the cancellation loop. If a UMTS carrier is assumed to be centered around the cancellation frequency, then whatever frequency the transmitter is currently using will have to be employed. A typical UMTS carrier can be centered at any multiple of 200 KHz within the 2110- to 2170-MHz band. One approach would be to target a delay mismatch that creates a cancellation null every 200 KHz. This would enable the cancellation null to be located at the center frequency of any UMTS carrier. This would involve a delay mismatch on the order of 2500 nsec, and a receiver bandwidth that is a small fraction of 200 KHz. Since the UMTS carrier is spread over 3.84 MHz, it is not necessary to have the nulls occur every 200 KHz. To take the example a little farther, having the nulls occur every 1 MHz would still enable more than one null to be found within the bandwidth of a UMTS carrier. The delay mismatch needed is only 500 nsec. If necessary, an inexpensive delay element can be added, e.g., to the reference path, such as
delay element 308 ofFIG. 3 , to achieve the desired level of delay mismatch. There are low-cost options available for a 500-nsec delay line at 2 GHz, for example, using a SAW filter. - In one implementation that uses a reference path with relatively low delay, the delay delta between the two paths is approximately 80 nsec. According to Equation (8), the cancellation nulls will be separated by about 12.5 MHz. With a 60-MHz operating band, there will be at least four different frequencies within the UMTS operating band that can be used for cancellation. The assumption is that at least one of these frequencies is available at all times. Since a UMTS carrier might not be available at an appropriate frequency when it is needed, a pilot tone can be injected into the reference path.
- If both of the two options listed (i.e., using the transmitted signal to control the cancellation loop or injecting a pilot tone) do not work out, because an appropriate frequency for monitoring the cancellation cannot be identified, then the option still exists of adding a phase or delay adjust (e.g., an inexpensive, coarse, variable delay element) to the reference path. Again, if needed, a suitable frequency can be calculated or measured for each setting of such a variable delay or phase element. With the addition of a variable delay or phase element to the reference path, an even larger variety of delay differences between the two paths can be handled.
-
FIG. 4 shows a high-level block diagram of anamplifier system 400, according to an alternative embodiment of the present invention.Amplifier system 400 is similar toamplifier system 300 ofFIG. 3 , except that, inamplifier system 400, a pilot tone is injected into both the amplifier and reference paths for cancellation. - In particular,
amplifier system 400 hasvariable amplitude adjuster 402,variable phase adjuster 404,amplifier 406, narrow-band frequency-selective power detector 410, andmicroprocessor 412, which are analogous to corresponding elements inamplifier system 300. In addition,amplifier system 400 haspilot tone generator 420, which injects a pilot tone into both the amplifier path (vianodes 422 and 424) and the reference path. The pilot tone in the reference path is added to the output ofamplifier 406 atnode 426. Part of the resulting combined signal is tapped off atnode 416 and fed topower detector 410. - As in the previous embodiment, the frequency of the pilot tone is preferably selected such that Equation (8) is satisfied for the existing phase and delay offsets. As before, the desired amplitude and phase of the amplifier path can be achieved by controlling the amplitude and phase adjusters to minimize the detected power. If
pilot tone generator 420 is tunable, thenmicroprocessor 412 can change the pilot tone frequency as necessary to achieve desired results. Depending on the particular application, it may be desirable to select a pilot tone that has a frequency that is outside of the frequency range of the input signal. - The embodiment of
FIG. 3 supports operating modes in which the input signal is split between the amplifier and reference paths, while the embodiment ofFIG. 4 supports operating modes in which a pilot tone is injected into both the amplifier and reference paths. Alternative embodiments may be implemented that support both of these two sets of operating modes. -
FIG. 5 shows a high-level block diagram of anamplifier system 500, according to another alternative embodiment of the present invention.Amplifier system 500 is similar toamplifier system 300 ofFIG. 3 , except thatamplifier system 500 has a variable phase (or delay)adjuster 528 in its reference path. According to this embodiment, if there are no frequencies in the current input signal that satisfy Equation (8) for a current set of phase and delay offsets, thenadjuster 528 can be controlled bymicroprocessor 512 to change the phase or delay of the reference path as needed to ensure that at least one frequency in the current input signal satisfies Equation (8). -
FIG. 6 shows a high-level block diagram of anamplifier system 600, according to yet another alternative embodiment of the present invention.Amplifier system 600 is similar toamplifier system 400 ofFIG. 4 , except thatamplifier system 600 has a variable phase ordelay adjuster 628 in its reference path. According to this embodiment, ifpilot tone generator 620 is not capable of generating a frequency that satisfies Equation (8) for a current set of phase and delay offsets, thenadjuster 628 can be controlled bymicroprocessor 612 to change the phase or delay of the reference path as needed to ensure that at least one available pilot tone frequency satisfies Equation (8). -
FIG. 7 shows a graphical representation of the relationship between frequency and cancellation according to Equation (8) over a particular frequency range for a delay mismatch of 80 nsec and zero amplitude mismatch. As shown inFIG. 7 , cancellation occurs at about 2127.5 MHz, 2140 MHz, and 2152.5 MHz. As such, any of these frequencies could be used to control the cancellation loop to achieve the same amplifier path insertion phase or insertion delay value. -
FIG. 8 (a) shows a graphical representation of combined signal power for a properly aligned amplifier system having a delay offset of 80 nsec with cancellation at 2140 MHz.FIG. 8 (b) shows a graphical representation of combined signal power for the same amplifier system after a 5-degree shift in phase in the amplifier path, whileFIG. 8 (c) shows a graphical representation of combined signal power for the same amplifier system after a 10-degree shift in phase in the amplifier path. These latter two figures show the impact to detected power level at 2140 MHz for relatively small shifts in insertion phase between the amplifier and reference paths and therefore demonstrate the efficacy of using detected power to control the insertion phase of the amplifier path. - Similarly,
FIG. 9 (a) shows a graphical representation of combined signal power for a properly aligned amplifier system having a delay offset of 80 nsec with cancellation at 2140 MHz. (Note thatFIG. 9 (a) is identical toFIG. 8 (a).)FIG. 9 (b) shows a graphical representation of combined signal power for the same amplifier system after a 5-psec shift in delay in the amplifier path, whileFIG. 9 (c) shows a graphical representation of combined signal power for the same amplifier system after a 10-psec shift in delay in the amplifier path. These latter two figures show the impact to detected power level at 2140 MHz for relatively small shifts in insertion delay between the amplifier and reference paths and therefore demonstrate the efficacy of using detected power to control the insertion delay of the amplifier path. - Alternative Embodiments
- The present invention can be implemented in the context of a wide variety of amplifier systems, including those that rely on pre-compensation and/or feed-forward compensation to linearize an amplifier.
- Equation (8) was derived for a system in which the signals generated by the two paths are combined using a summation node, and amplifier systems 300-600 are correspondingly shown using nodes that combine the amplifier and reference path signals by addition. It will be appreciated that the present invention could alternatively be implemented using a difference node that generates a combined signal based on the difference between the amplifier and reference path signals to achieve cancellation at particular frequencies.
- Although the present invention has been described in the context of amplifier systems having an amplifier path with a variable amplitude adjuster followed by a variable phase adjuster followed by an amplifier, the present invention is not so limited. In other embodiments, the order of these elements in the amplifier path may be different. Moreover, in theory, the phase adjustment of the present invention can be implemented with or without any amplitude adjustment. Furthermore, the amplifier path could be implemented with a variable delay adjuster instead of a variable phase adjuster.
- The present invention may be implemented in the context of wireless signals transmitted from a base station to one or more mobile units of a wireless communication network. In theory, embodiments of the present invention could be implemented for wireless signals transmitted from a mobile unit to one or more base stations. The present invention can also be implemented in the context of other wireless and even wired communication networks to reduce spurious emissions.
- Embodiments of the present invention may be implemented as circuit-based processes, including possible implementation on a single integrated circuit (such as an ASIC or an FPGA), a multi-chip module, a single card, or a multi-card circuit pack. As would be apparent to one skilled in the art, various functions of circuit elements may also be implemented as processing steps in a software program. Such software may be employed in, for example, a digital signal processor, micro-controller, or general-purpose computer.
- It will be further understood that various changes in the details, materials, and arrangements of the parts which have been described and illustrated in order to explain the nature of this invention may be made by those skilled in the art without departing from the scope of the invention as expressed in the following claims.
Claims (33)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/656,753 US6859101B1 (en) | 2003-09-05 | 2003-09-05 | Frequency-selective phase/delay control for an amplifier |
GB0418190A GB2406233B (en) | 2003-09-05 | 2004-08-16 | Frequency-selective phase/delay control for an amplifier |
DE102004042371A DE102004042371A1 (en) | 2003-09-05 | 2004-09-01 | Frequency-selective phase / delay control for an amplifier |
KR1020040070550A KR101077498B1 (en) | 2003-09-05 | 2004-09-03 | Frequency-selective phase/delay control for an amplifier |
CN2004100686192A CN1592093B (en) | 2003-09-05 | 2004-09-03 | Frequency-selective phase/delay control for an amplifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/656,753 US6859101B1 (en) | 2003-09-05 | 2003-09-05 | Frequency-selective phase/delay control for an amplifier |
Publications (2)
Publication Number | Publication Date |
---|---|
US6859101B1 US6859101B1 (en) | 2005-02-22 |
US20050052241A1 true US20050052241A1 (en) | 2005-03-10 |
Family
ID=34136715
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/656,753 Expired - Fee Related US6859101B1 (en) | 2003-09-05 | 2003-09-05 | Frequency-selective phase/delay control for an amplifier |
Country Status (5)
Country | Link |
---|---|
US (1) | US6859101B1 (en) |
KR (1) | KR101077498B1 (en) |
CN (1) | CN1592093B (en) |
DE (1) | DE102004042371A1 (en) |
GB (1) | GB2406233B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060222104A1 (en) * | 2005-04-05 | 2006-10-05 | Braithwaite Richard N | Feed forward amplifier system and method using the pilot frequency from a positive feedback pilot generation and detection circuit to improve second loop convergence |
US20140078934A1 (en) * | 2011-05-10 | 2014-03-20 | Nokia Corporation | Delay feedback for coordinated multi-point transmission |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7729668B2 (en) * | 2003-04-03 | 2010-06-01 | Andrew Llc | Independence between paths that predistort for memory and memory-less distortion in power amplifiers |
FI20040139A0 (en) * | 2004-01-30 | 2004-01-30 | Nokia Corp | Electronic circuit |
US8244194B2 (en) * | 2010-07-08 | 2012-08-14 | Javelin Semiconductor, Inc. | Narrow-band tunable radio frequency (RF) power amplifiers and related methods |
CN108241882A (en) * | 2016-12-27 | 2018-07-03 | 航天信息股份有限公司 | The method and device that carrier wave is eliminated |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5166634A (en) * | 1990-07-11 | 1992-11-24 | Nippon Telegraph And Telephone Corporation | Feed-forward amplifier |
US6326840B1 (en) * | 1999-08-27 | 2001-12-04 | Kokusai Electric Co., Ltd. | Feed-forward distortion compensation amplifier and method of amplifying signal with feed-forward distortion compensation |
US6414546B2 (en) * | 1999-05-05 | 2002-07-02 | Simon Fraser University | Adaptive linearizer for RFpower amplifiers |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5175879A (en) * | 1991-04-25 | 1992-12-29 | Motorola, Inc. | Linear amplifier with feedback path and phase error compensation |
US5923214A (en) * | 1997-12-17 | 1999-07-13 | Motorola, Inc. | Feedforward amplifier network with swept pilot tone for reducing distortion generated by a power amplifier |
US6351184B1 (en) * | 1999-07-29 | 2002-02-26 | Tripath Technology, Inc. | Dynamic switching frequency control for a digital switching amplifier |
GB2376583B (en) * | 2001-06-15 | 2005-01-05 | Wireless Systems Int Ltd | Time alignment of signals |
JP3965284B2 (en) | 2001-09-11 | 2007-08-29 | 株式会社ルネサステクノロジ | High frequency amplifier and transmitter / receiver |
-
2003
- 2003-09-05 US US10/656,753 patent/US6859101B1/en not_active Expired - Fee Related
-
2004
- 2004-08-16 GB GB0418190A patent/GB2406233B/en not_active Expired - Fee Related
- 2004-09-01 DE DE102004042371A patent/DE102004042371A1/en not_active Withdrawn
- 2004-09-03 KR KR1020040070550A patent/KR101077498B1/en active IP Right Grant
- 2004-09-03 CN CN2004100686192A patent/CN1592093B/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5166634A (en) * | 1990-07-11 | 1992-11-24 | Nippon Telegraph And Telephone Corporation | Feed-forward amplifier |
US6414546B2 (en) * | 1999-05-05 | 2002-07-02 | Simon Fraser University | Adaptive linearizer for RFpower amplifiers |
US6326840B1 (en) * | 1999-08-27 | 2001-12-04 | Kokusai Electric Co., Ltd. | Feed-forward distortion compensation amplifier and method of amplifying signal with feed-forward distortion compensation |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060222104A1 (en) * | 2005-04-05 | 2006-10-05 | Braithwaite Richard N | Feed forward amplifier system and method using the pilot frequency from a positive feedback pilot generation and detection circuit to improve second loop convergence |
WO2006110360A3 (en) * | 2005-04-05 | 2007-12-13 | Powerwave Technologies Inc | Feed forward amplifier with detection circuit to improve second loop convergence |
US7756493B2 (en) * | 2005-04-05 | 2010-07-13 | Powerwave Technologies, Inc. | Feed forward amplifier system and method using the pilot frequency from a positive feedback pilot generation and detection circuit to improve second loop convergence |
US20140078934A1 (en) * | 2011-05-10 | 2014-03-20 | Nokia Corporation | Delay feedback for coordinated multi-point transmission |
Also Published As
Publication number | Publication date |
---|---|
CN1592093A (en) | 2005-03-09 |
GB2406233A (en) | 2005-03-23 |
GB0418190D0 (en) | 2004-09-15 |
KR20050025089A (en) | 2005-03-11 |
CN1592093B (en) | 2011-05-18 |
DE102004042371A1 (en) | 2005-07-28 |
US6859101B1 (en) | 2005-02-22 |
GB2406233B (en) | 2005-12-21 |
KR101077498B1 (en) | 2011-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0541789B1 (en) | Feed forward amplifier network with frequency swept pilot tone | |
US6859099B2 (en) | Nonlinear distortion compensation power amplifier | |
EP0585421B1 (en) | High dynamic range modulation independent feed forward amplifier network | |
US6677820B2 (en) | Distortion compensation apparatus | |
US7693497B2 (en) | Spurious energy correlation for control of linear power amplifiers | |
US5831478A (en) | Feedforward amplifier | |
KR100847238B1 (en) | Enhanced efficiency feed forward power amplifier utilizing reduced cancellation bandwidth and small error amplifier | |
KR100429962B1 (en) | Amplification system having mask detection and bias compensation | |
US5933112A (en) | Antenna array receiver and a method of correcting a phase shift amount of a receiving signal | |
US6859101B1 (en) | Frequency-selective phase/delay control for an amplifier | |
US20050113052A1 (en) | System and method of carrier reinjection in a feedforward amplifier | |
US7145958B2 (en) | Diversity type transmitter having system for controlling the delay time of each of plural transmission units | |
US6838934B2 (en) | Feedforward amplifier with dual loop | |
EP0948131A1 (en) | Method for adaptively controlling amplifier linearization devices | |
US7756493B2 (en) | Feed forward amplifier system and method using the pilot frequency from a positive feedback pilot generation and detection circuit to improve second loop convergence | |
US6545487B1 (en) | System and method for producing an amplified signal with reduced distortion | |
JP6470397B2 (en) | Timing alignment sensitivity for envelope tracking | |
US6771125B2 (en) | Tuning feed-forward amplifiers and the like | |
US7190223B2 (en) | Amplifier | |
Braithwaite | Positive feedback pilot system for second loop control in a feedforward power amplifier | |
JP2001237651A (en) | Power amplifier | |
JPH1146113A (en) | Array antenna receiver and phase rotation amount correction method for reception signal | |
JP3377042B2 (en) | Transmitter power control circuit | |
EP1573907B1 (en) | Delay mismatched feed forward amplifier system using penalties and floors for control | |
Braithwaite et al. | A positive feedback pilot system for a wide bandwidth feedforward amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ANDREW CORPORATION, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEFFEL, MICHAEL DAVID;REEL/FRAME:014488/0033 Effective date: 20030905 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, CA Free format text: SECURITY AGREEMENT;ASSIGNORS:COMMSCOPE, INC. OF NORTH CAROLINA;ALLEN TELECOM, LLC;ANDREW CORPORATION;REEL/FRAME:020362/0241 Effective date: 20071227 Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT,CAL Free format text: SECURITY AGREEMENT;ASSIGNORS:COMMSCOPE, INC. OF NORTH CAROLINA;ALLEN TELECOM, LLC;ANDREW CORPORATION;REEL/FRAME:020362/0241 Effective date: 20071227 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ANDREW LLC, NORTH CAROLINA Free format text: CHANGE OF NAME;ASSIGNOR:ANDREW CORPORATION;REEL/FRAME:021805/0276 Effective date: 20080827 |
|
AS | Assignment |
Owner name: ANDREW LLC (F/K/A ANDREW CORPORATION), NORTH CAROL Free format text: PATENT RELEASE;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:026039/0005 Effective date: 20110114 Owner name: ALLEN TELECOM LLC, NORTH CAROLINA Free format text: PATENT RELEASE;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:026039/0005 Effective date: 20110114 Owner name: COMMSCOPE, INC. OF NORTH CAROLINA, NORTH CAROLINA Free format text: PATENT RELEASE;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:026039/0005 Effective date: 20110114 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, NE Free format text: SECURITY AGREEMENT;ASSIGNORS:ALLEN TELECOM LLC, A DELAWARE LLC;ANDREW LLC, A DELAWARE LLC;COMMSCOPE, INC. OF NORTH CAROLINA, A NORTH CAROLINA CORPORATION;REEL/FRAME:026276/0363 Effective date: 20110114 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, NE Free format text: SECURITY AGREEMENT;ASSIGNORS:ALLEN TELECOM LLC, A DELAWARE LLC;ANDREW LLC, A DELAWARE LLC;COMMSCOPE, INC OF NORTH CAROLINA, A NORTH CAROLINA CORPORATION;REEL/FRAME:026272/0543 Effective date: 20110114 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: COMMSCOPE TECHNOLOGIES LLC, NORTH CAROLINA Free format text: CHANGE OF NAME;ASSIGNOR:ANDREW LLC;REEL/FRAME:035283/0849 Effective date: 20150301 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CONNECTICUT Free format text: SECURITY INTEREST;ASSIGNORS:ALLEN TELECOM LLC;COMMSCOPE TECHNOLOGIES LLC;COMMSCOPE, INC. OF NORTH CAROLINA;AND OTHERS;REEL/FRAME:036201/0283 Effective date: 20150611 Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS COLLATE Free format text: SECURITY INTEREST;ASSIGNORS:ALLEN TELECOM LLC;COMMSCOPE TECHNOLOGIES LLC;COMMSCOPE, INC. OF NORTH CAROLINA;AND OTHERS;REEL/FRAME:036201/0283 Effective date: 20150611 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
AS | Assignment |
Owner name: REDWOOD SYSTEMS, INC., NORTH CAROLINA Free format text: RELEASE OF SECURITY INTEREST PATENTS (RELEASES RF 036201/0283);ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:042126/0434 Effective date: 20170317 Owner name: COMMSCOPE, INC. OF NORTH CAROLINA, NORTH CAROLINA Free format text: RELEASE OF SECURITY INTEREST PATENTS (RELEASES RF 036201/0283);ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:042126/0434 Effective date: 20170317 Owner name: ALLEN TELECOM LLC, NORTH CAROLINA Free format text: RELEASE OF SECURITY INTEREST PATENTS (RELEASES RF 036201/0283);ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:042126/0434 Effective date: 20170317 Owner name: COMMSCOPE TECHNOLOGIES LLC, NORTH CAROLINA Free format text: RELEASE OF SECURITY INTEREST PATENTS (RELEASES RF 036201/0283);ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:042126/0434 Effective date: 20170317 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170222 |
|
AS | Assignment |
Owner name: ANDREW LLC, NORTH CAROLINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE DELETE THE WRONG PROPERTY NJMBER PREVIOUSLY RECORDED AT REEL: 021805 FRAME: 0276. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:ANDREW CORPORATION;REEL/FRAME:046377/0458 Effective date: 20080827 |
|
AS | Assignment |
Owner name: COMMSCOPE TECHNOLOGIES LLC, NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:048840/0001 Effective date: 20190404 Owner name: COMMSCOPE, INC. OF NORTH CAROLINA, NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:048840/0001 Effective date: 20190404 Owner name: ALLEN TELECOM LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:048840/0001 Effective date: 20190404 Owner name: ANDREW LLC, NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:048840/0001 Effective date: 20190404 Owner name: REDWOOD SYSTEMS, INC., NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:048840/0001 Effective date: 20190404 Owner name: REDWOOD SYSTEMS, INC., NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:049260/0001 Effective date: 20190404 Owner name: COMMSCOPE, INC. OF NORTH CAROLINA, NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:049260/0001 Effective date: 20190404 Owner name: COMMSCOPE TECHNOLOGIES LLC, NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:049260/0001 Effective date: 20190404 Owner name: ANDREW LLC, NORTH CAROLINA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:049260/0001 Effective date: 20190404 Owner name: ALLEN TELECOM LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:049260/0001 Effective date: 20190404 |