US20050024037A1 - Method and circuit for measuring on-chip, cycle-to-cycle clock jitter - Google Patents
Method and circuit for measuring on-chip, cycle-to-cycle clock jitter Download PDFInfo
- Publication number
- US20050024037A1 US20050024037A1 US10/630,175 US63017503A US2005024037A1 US 20050024037 A1 US20050024037 A1 US 20050024037A1 US 63017503 A US63017503 A US 63017503A US 2005024037 A1 US2005024037 A1 US 2005024037A1
- Authority
- US
- United States
- Prior art keywords
- input
- multiplexer
- output
- delay line
- inverter chain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31708—Analysis of signal quality
- G01R31/31709—Jitter measurements; Jitter generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R25/00—Arrangements for measuring phase angle between a voltage and a current or between voltages or currents
- G01R25/005—Circuits for comparing several input signals and for indicating the result of this comparison, e.g. equal, different, greater, smaller, or for passing one of the input signals as output signal
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
Definitions
- This invention relates generally to clocking circuits on integrated electronic circuits. More particularly, this invention relates to measuring on-chip, cycle-to-cycle clock jitter.
- a microprocessor used in many large computer systems may include memory elements, combinational logic, and a clocking system.
- the memory elements may be arranged in sets, sometimes called registers that may correspond to the word size used in a computer system. Between at least some sets of memory elements are combinational logic circuits.
- At the end of a clock cycle, which is also the beginning of the next clock cycle data on the output of the combinational logic circuitry is stored in a first set of memory elements. This data appears on the output of the set of memory elements, and therefore on the input of other combinational logic circuitry.
- the other logic circuitry performs the designed logic function on the data, and at the end of the clock cycle the output of this combinational logic is stored in a next set of memory elements. This process is repeated as the computer operates. In other words, data is processed by combinational logic circuity, stored in memory elements, and then passed on to other combinational logic circuitry.
- a system clock often a PLL (Phase Locked Loop) controls the clocking of information from one state to the next
- a PLL may produce cycle-to-cycle jitter.
- Cycle-to-cycle jitter is a measure of the variation in the clock cycle due to the PLL.
- Cycle-to cycle jitter may occur, among other things, due to temperature variation or to changes in on-chip voltages.
- the clock budget should be reduced in order to compensate for cycle-to-cycle jitter.
- Measuring the jitter performance of microprocessors can be a difficult testing challenge.
- the cost of external equipment and testing time can be expensive.
- the process of probing a die in order to measure jitter usually destroys a die. Because a die is usually destroyed after one probing, additional jitter measurements at different locations on a die are usually not possible. There is a need in the art to reduce the cost of measuring jitter, reduce the number of die that are destroyed by probing, and make more than one jitter measurement on an individual die.
- An embodiment of this invention allows for on-die measurement of cycle-to-cycle jitter at multiple locations through out the clock distribution. These measurements can be made without probing the die thus reducing the number of die destroyed and reducing the cost of measuring jitter.
- the invention provides a method and circuit for measuring on-chip, cycle-to-cycle, jitter.
- a circuit comprising a programmable delay line, a programmable phase comparator, and two counters are placed at different locations on an IC near a clock signal.
- the programmable delay line creates a clock signal that is delayed by one clock cycle. This delayed clock signal is compared in time to the clock signal by the programmable phase comparator. If the difference in time between the delayed clock signal and the clock signal is greater than the dead time programmed in the programmable phase comparator, the first counter is triggered. If the difference in time is negative and the absolute value is greater than the dead time, the second counter is triggered.
- a statistical distribution based on the values of the counters, is created. This distribution is used to predict on-chip, cycle-to-cycle jitter.
- FIG. 1 is a schematic drawing of a programmable delay line.
- FIG. 2 is a block diagram of a circuit for measuring jitter.
- FIG. 3 is a drawing illustrating how individual jitter measuring circuits may be placed at different locations on an integrated circuit.
- FIG. 4 is a drawing showing distributions outside the dead zone at various programmed values of the dead zone.
- FIG. 5 is a statistical distribution illustrating how jitter measurement made on-chip may be used to predict cycle-to-cycle jitter.
- FIG. 1 is a schematic drawing of a programmable delay line.
- the input, 100 , to the programmable delay line is connected to the input of inverter INV 1 .
- the output, 102 , of inverter INV 1 is connected to the input, 102 , of inverter INV 2 .
- the output, 104 , of inverter INV 2 is connected to the input, 104 , of inverter INV 3 .
- the output, 106 , of inverter INV 3 is connected to the input, 106 , of inverter INV 4 .
- the output, 108 , of inverter INV 4 is connected to the input, 106 , of inverter INV 5 and input A of MUX 1 .
- the output, 110 , of inverter INV 5 is connected to the input, 110 , of inverter INV 6 .
- the output, 112 , of inverter INV 6 is connected to the input, 112 , of inverter INV 7 .
- the output, 114 , of inverter INV 7 is connected to the input, 114 , of inverter INV 8 .
- the output, 116 , of inverter INV 8 is connected to the input, 116 , of inverter INV 9 and input B of MUX 1 .
- the output, 118 , of inverter INV 9 is connected to the input, 118 , of inverter INV 10 .
- the output, 120 , of inverter INV 10 is connected to the input, 120 , of inverter INV 11 .
- the output, 122 , of inverter INV 11 is connected to the input, 122 , of inverter INV 12 .
- the output, 124 , of inverter INV 12 is connected to input C of MUX 1 .
- Control input, 126 selects either input A, B, or C of MUX 1 .
- the output, 128 , of multiplexer MUX 1 is connected to the input, 128 , of inverter INV 13 .
- the output, 130 , of inverter INV 13 is connected to the input, 130 , of inverter INV 14 and the input, D, of multiplexer, MUX 2 .
- the output, 132 , of inverter INV 14 is connected to the input, 132 , of inverter INV 15 and the input, C, of multiplexer, MUX 2 .
- the output, 134 , of inverter INVI 5 is connected to the input, 134 , of inverter INV 16 and the input, B, of multiplexer, MUX 2 .
- the output, 136 , of inverter INV 16 is connected to the input, A, of multiplexer, MUX 2 .
- the output of the programmable delay line is the output, 140 , of the multiplexer, MUX 2 .
- Control input, 138 selects either input A, B, C, or D of MUX 2 .
- the output, 140 , of the multiplexer, MUX 2 is connected to drains of NFETs, MN 1 , MN 2 , and MN 3 .
- Control input, 142 is connected to the gate of MN 1 .
- Control input, 144 is connected to the gate of MN 2 .
- Control input, 146 is connected to the gate of MN 3 .
- the source of NFET, MN 1 is connected to a node of capacitor, CAP 1 .
- the other node of capacitor, CAP 1 is connected to GND.
- the source of NFET, MN 2 is connected to a node of capacitor, CAP 2 .
- the other node of capacitor, CAP 2 is connected to GND.
- the source of NFET, MN 3 is connected to a node of capacitor, CAP 3 .
- the other node of capacitor, CAP 3 is connected to GND.
- a course adjustment of the programmable delay shown in FIG. 1 may be achieved by either selecting input A, B, or C of multiplexer, MUX 1 .
- a delay of four inverters may be achieved by selecting input A.
- a delay of eight inverters may be achieved by selecting input B.
- a delay of twelve inverters may be achieved by selecting input C.
- a fine adjustment of the programmable delay shown in FIG. 1 may be achieved by either selecting input A, B, C, or D of multiplexer, MUX 2 .
- a delay of four inverters may be achieved by selecting input A.
- a delay of three inverters may be achieved by selecting input B.
- a delay of two inverters may be achieved by selecting input C.
- a delay of one inverter may be achieved by selecting input D.
- the values of capacitors, CAP 1 , CAP 2 , and CAP 3 are selected to be binary values of each other. For example, if the value of CAP 1 is 1 pF, CAP 2 could be 2 pF and CAP 3 could 4 pF. In this way, by selecting specific combinations of control signals 142 , 144 , and 146 , the available load values on node 140 are 1 pF, 2 pF, 3 pF, 4 pF, 5 pF, 6 pF, and 7 pF. By varying the load on node 140 , the delay of the programmable delay line may be adjusted with a resolution finer than the resolution required to measure on-chip, cycle-to-cycle jitter.
- FIG. 1 is only an embodiment of a programmable delay line.
- FIG. 2 is a block diagram of a circuit for measuring on-chip, cycle-to-cycle jitter.
- a clock signal, 200 is connected to the input of the programmable delay line, 202 , and to an input, of the programmable phase comparator, 208 .
- the delay in the programmable phase comparator is adjusted by control signals, 204 , such that the clock signal, 200 is delayed one clock cycle.
- the delayed clock signal, 206 is connected to an input of the programmable phase comparator, 208 .
- the programmable phase comparator, 208 compares the period of clock signal, 200 , to the period of the delayed clock signal, 206 . If the time difference between the period of the clock signal, 200 and the period of the delayed clock signal, 206 is within the programmed “dead zone” of the programmable phase comparator, 208 , no counter is triggered.
- the dead zone is a specific time period that is programmed by control signal 210 .
- an output, 212 from the programmable phase comparator, 208 , triggers counter1, 216 . If the difference between the period of the clock signal, 200 , and the period of the delayed clock, 206 , is negative and its absolute value is greater than the time determined by the dead zone, an output, 214 , from the programmable phase comparator, 208 , triggers counter2, 218 .
- a statistical distribution of clock cycle variation may be extracted from the data output, 220 , from counter1, 216 , and from the data output, 222 , from counter2, 218 .
- FIG. 3 is a drawing illustrating how individual jitter measuring circuits may be placed at different locations on a microprocessor.
- An example of a clock distribution, 302 is shown on a microprocessor, 300 .
- Cycle-to-cycle jitter measurement circuits, J1, 304 , J2, 306 , J3, 308 , J4, 310 , J5, 312 , J6, 314 , J7, 316 , and J8, 318 are placed at various locations on the microprocessor. By placing these circuits at these locations, cycle-to-cycle jitter may be more accurately measured.
- the jitter measuring circuits are not drawn to scale.
- FIG. 3 is only an illustration.
- FIG. 4 is a drawing showing distributions of on-chip cycle-to-cycle jitter outside the dead zone at various programmed values of the dead zone. For example, with a the dead zone programmed for 10 ps, a certain number of samples, 400 , fall above the dead zone, DZT 1 , and a certain number of samples, 402 , fall below the dead zone, DZT 1 . By reducing the dead zone time to 5 ps, more samples fall outside the dead zone, DZT 2 than when the dead zone was programmed for 10 ps, DZT 1 . A certain number of samples, 404 , fall above the dead zone, DZT 2 , and a certain number of samples, 406 , fall below the dead zone, DZT 2 .
- FIG. 5 is a statistical distribution illustrating how jitter measurement made on-chip may be used to predict cycle-to-cycle jitter.
- the data obtained in FIG. 4 by measuring on-chip jitter many times is used in FIG. 5 to determine a statistical distribution.
- Distribution 500 and 502 represent the number of samples, 400 and 402 , respectively, measured when the dead zone, DZT 1 , is programmed for 10 ps.
- Distribution 504 and 506 represent the number of samples, 404 and 406 , respectively, measured when the dead zone, DZT 2 , is programmed for 5 ps.
- Distribution 508 and 510 represent the number of samples, 408 and 410 , respectively, measured when the dead zone, DZT 3 , is programmed for 2.5 ps.
- Distribution 512 and 514 represent the number of samples, 412 and 414 , respectively, measured when the dead zone, DZT 4 , is programmed for 1 ps.
- the distribution, 516 represented by samples 500 , 504 , 508 , 512 , 514 , 510 , 506 , and 502 may be considered a gaussian distribution.
- a distribution, 516 is gaussian, the percentage of on-chip cycle-to-cycle jitter falling outside a mean on-chip, cycle-to-cycle jitter may be regularly predicted. Knowing these percentages allows a microprocessor designer to plan clock budgets as well as make changes in clocks and clock distributions for future designs.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- This invention relates generally to clocking circuits on integrated electronic circuits. More particularly, this invention relates to measuring on-chip, cycle-to-cycle clock jitter.
- A microprocessor used in many large computer systems may include memory elements, combinational logic, and a clocking system. The memory elements may be arranged in sets, sometimes called registers that may correspond to the word size used in a computer system. Between at least some sets of memory elements are combinational logic circuits. At the end of a clock cycle, which is also the beginning of the next clock cycle, data on the output of the combinational logic circuitry is stored in a first set of memory elements. This data appears on the output of the set of memory elements, and therefore on the input of other combinational logic circuitry. The other logic circuitry performs the designed logic function on the data, and at the end of the clock cycle the output of this combinational logic is stored in a next set of memory elements. This process is repeated as the computer operates. In other words, data is processed by combinational logic circuity, stored in memory elements, and then passed on to other combinational logic circuitry. A system clock, often a PLL (Phase Locked Loop) controls the clocking of information from one state to the next state.
- On many microprocessors a high frequency clock signal is distributed across an entire die. As clock speeds exceed 2 GHz and die size exceeds 400 square millimeters, clock distribution may become more difficult. An ideal PLL aligns the phase (edge time) of a clock signal arriving at a memory element to the system clock. However, this usually does not happen in practice. Long term jitter or variation of the phase alignment increases as the size of a die increases. As a result, the time allowed to propagate data from one memory element, through combinational logic, into another memory element is reduced. This time is often called a “clock budget.”
- In addition to long term jitter, a PLL may produce cycle-to-cycle jitter. Cycle-to-cycle jitter is a measure of the variation in the clock cycle due to the PLL. Cycle-to cycle jitter may occur, among other things, due to temperature variation or to changes in on-chip voltages. In order to reduce the probability of system errors, the clock budget should be reduced in order to compensate for cycle-to-cycle jitter.
- Measuring the jitter performance of microprocessors can be a difficult testing challenge. The cost of external equipment and testing time can be expensive. In addition, the process of probing a die in order to measure jitter usually destroys a die. Because a die is usually destroyed after one probing, additional jitter measurements at different locations on a die are usually not possible. There is a need in the art to reduce the cost of measuring jitter, reduce the number of die that are destroyed by probing, and make more than one jitter measurement on an individual die.
- An embodiment of this invention allows for on-die measurement of cycle-to-cycle jitter at multiple locations through out the clock distribution. These measurements can be made without probing the die thus reducing the number of die destroyed and reducing the cost of measuring jitter.
- In a preferred embodiment, the invention provides a method and circuit for measuring on-chip, cycle-to-cycle, jitter. Several copies of a circuit comprising a programmable delay line, a programmable phase comparator, and two counters are placed at different locations on an IC near a clock signal. The programmable delay line creates a clock signal that is delayed by one clock cycle. This delayed clock signal is compared in time to the clock signal by the programmable phase comparator. If the difference in time between the delayed clock signal and the clock signal is greater than the dead time programmed in the programmable phase comparator, the first counter is triggered. If the difference in time is negative and the absolute value is greater than the dead time, the second counter is triggered. A statistical distribution, based on the values of the counters, is created. This distribution is used to predict on-chip, cycle-to-cycle jitter.
- Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.
-
FIG. 1 is a schematic drawing of a programmable delay line. -
FIG. 2 is a block diagram of a circuit for measuring jitter. -
FIG. 3 is a drawing illustrating how individual jitter measuring circuits may be placed at different locations on an integrated circuit. -
FIG. 4 is a drawing showing distributions outside the dead zone at various programmed values of the dead zone. -
FIG. 5 is a statistical distribution illustrating how jitter measurement made on-chip may be used to predict cycle-to-cycle jitter. -
FIG. 1 is a schematic drawing of a programmable delay line. The input, 100, to the programmable delay line is connected to the input of inverter INV1. The output, 102, of inverter INV1 is connected to the input, 102, of inverter INV2. The output, 104, of inverter INV2 is connected to the input, 104, of inverter INV3. The output, 106, of inverter INV3 is connected to the input, 106, of inverter INV4. The output, 108, of inverter INV4 is connected to the input, 106, of inverter INV5 and input A of MUX1. The output, 110, of inverter INV5 is connected to the input, 110, of inverter INV6. The output, 112, of inverter INV6 is connected to the input, 112, of inverter INV7. The output, 114, of inverter INV7 is connected to the input, 114, of inverter INV8. The output, 116, of inverter INV8 is connected to the input, 116, of inverter INV9 and input B of MUX1. The output, 118, of inverter INV9 is connected to the input, 118, of inverter INV10. The output, 120, of inverter INV10 is connected to the input, 120, of inverter INV11. The output, 122, of inverter INV11 is connected to the input, 122, of inverter INV12. The output, 124, of inverter INV12 is connected to input C of MUX1. Control input, 126, selects either input A, B, or C of MUX1. - The output, 128, of multiplexer MUX1 is connected to the input, 128, of inverter INV13. The output, 130, of inverter INV13 is connected to the input, 130, of inverter INV14 and the input, D, of multiplexer, MUX2. The output, 132, of inverter INV14 is connected to the input, 132, of inverter INV15 and the input, C, of multiplexer, MUX2. The output, 134, of inverter INVI5 is connected to the input, 134, of inverter INV16 and the input, B, of multiplexer, MUX2. The output, 136, of inverter INV16 is connected to the input, A, of multiplexer, MUX2. The output of the programmable delay line is the output, 140, of the multiplexer, MUX2. Control input, 138, selects either input A, B, C, or D of MUX2.
- The output, 140, of the multiplexer, MUX2, is connected to drains of NFETs, MN1, MN2, and MN3. Control input, 142, is connected to the gate of MN1. Control input, 144, is connected to the gate of MN2. Control input, 146, is connected to the gate of MN3. The source of NFET, MN1 is connected to a node of capacitor, CAP1. The other node of capacitor, CAP1, is connected to GND. The source of NFET, MN2 is connected to a node of capacitor, CAP2. The other node of capacitor, CAP2, is connected to GND. The source of NFET, MN3 is connected to a node of capacitor, CAP3. The other node of capacitor, CAP3, is connected to GND.
- A course adjustment of the programmable delay shown in
FIG. 1 may be achieved by either selecting input A, B, or C of multiplexer, MUX1. A delay of four inverters may be achieved by selecting input A. A delay of eight inverters may be achieved by selecting input B. A delay of twelve inverters may be achieved by selecting input C. - A fine adjustment of the programmable delay shown in
FIG. 1 may be achieved by either selecting input A, B, C, or D of multiplexer, MUX2. A delay of four inverters may be achieved by selecting input A. A delay of three inverters may be achieved by selecting input B. A delay of two inverters may be achieved by selecting input C. A delay of one inverter may be achieved by selecting input D. - The values of capacitors, CAP1, CAP2, and CAP3 are selected to be binary values of each other. For example, if the value of CAP1 is 1 pF, CAP2 could be 2 pF and CAP3 could 4 pF. In this way, by selecting specific combinations of
control signals 142, 144, and 146, the available load values onnode 140 are 1 pF, 2 pF, 3 pF, 4 pF, 5 pF, 6 pF, and 7 pF. By varying the load onnode 140, the delay of the programmable delay line may be adjusted with a resolution finer than the resolution required to measure on-chip, cycle-to-cycle jitter. - By using different combinations of
control inputs FIG. 1 may be adjusted as needed.FIG. 1 is only an embodiment of a programmable delay line. -
FIG. 2 is a block diagram of a circuit for measuring on-chip, cycle-to-cycle jitter. A clock signal, 200 is connected to the input of the programmable delay line, 202, and to an input, of the programmable phase comparator, 208. The delay in the programmable phase comparator is adjusted by control signals, 204, such that the clock signal, 200 is delayed one clock cycle. The delayed clock signal, 206 is connected to an input of the programmable phase comparator, 208. - The programmable phase comparator, 208, compares the period of clock signal, 200, to the period of the delayed clock signal, 206. If the time difference between the period of the clock signal, 200 and the period of the delayed clock signal, 206 is within the programmed “dead zone” of the programmable phase comparator, 208, no counter is triggered. The dead zone is a specific time period that is programmed by
control signal 210. - If the difference between the period of the clock signal, 200 and the period of the delayed clock, 206 is greater than the time determined by the dead zone, an output, 212, from the programmable phase comparator, 208, triggers counter1, 216. If the difference between the period of the clock signal, 200, and the period of the delayed clock, 206, is negative and its absolute value is greater than the time determined by the dead zone, an output, 214, from the programmable phase comparator, 208, triggers counter2, 218. By setting the dead zone to different values and rerunning the measurement multiple times, a statistical distribution of clock cycle variation may be extracted from the data output, 220, from counter1, 216, and from the data output, 222, from counter2, 218.
-
FIG. 3 is a drawing illustrating how individual jitter measuring circuits may be placed at different locations on a microprocessor. An example of a clock distribution, 302, is shown on a microprocessor, 300. Cycle-to-cycle jitter measurement circuits, J1, 304, J2, 306, J3, 308, J4, 310, J5, 312, J6, 314, J7, 316, and J8, 318 are placed at various locations on the microprocessor. By placing these circuits at these locations, cycle-to-cycle jitter may be more accurately measured. The jitter measuring circuits are not drawn to scale.FIG. 3 is only an illustration. -
FIG. 4 is a drawing showing distributions of on-chip cycle-to-cycle jitter outside the dead zone at various programmed values of the dead zone. For example, with a the dead zone programmed for 10 ps, a certain number of samples, 400, fall above the dead zone, DZT1, and a certain number of samples, 402, fall below the dead zone, DZT1. By reducing the dead zone time to 5 ps, more samples fall outside the dead zone, DZT2 than when the dead zone was programmed for 10 ps, DZT1. A certain number of samples, 404, fall above the dead zone, DZT2, and a certain number of samples, 406, fall below the dead zone, DZT2. - By reducing the dead zone time to 2.5 ps, more samples fall outside the dead zone, DZT3 than when the dead zone was programmed for 5 ps, DZT2. A certain number of samples, 408, fall above the dead zone, DZT3, and a certain number of samples, 410, fall below the dead zone, DZT3. By reducing the dead zone time to 1 ps, more samples fall outside the dead zone, DZT4 than when the dead zone was programmed for 2.5 ps, DZT3. A certain number of samples, 412, fall above the dead zone, DZT4, and a certain number of samples, 414, fall below the dead zone, DZT4.
-
FIG. 5 is a statistical distribution illustrating how jitter measurement made on-chip may be used to predict cycle-to-cycle jitter. The data obtained inFIG. 4 by measuring on-chip jitter many times is used inFIG. 5 to determine a statistical distribution. -
Distribution Distribution Distribution Distribution - The distribution, 516, represented by
samples - The foregoing description of the present invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and other modifications and variations may be possible in light of the above teachings. The embodiment was chosen and described in order to best explain the principles of the invention and its practical application to thereby enable others skilled in the art to best utilize the invention in various embodiments and various modifications as are suited to the particular use contemplated. It is intended that the appended claims be construed to include other alternative embodiments of the invention except insofar as limited by the prior art.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/630,175 US6841985B1 (en) | 2003-07-29 | 2003-07-29 | Method and circuit for measuring on-chip, cycle-to-cycle clock jitter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/630,175 US6841985B1 (en) | 2003-07-29 | 2003-07-29 | Method and circuit for measuring on-chip, cycle-to-cycle clock jitter |
Publications (2)
Publication Number | Publication Date |
---|---|
US6841985B1 US6841985B1 (en) | 2005-01-11 |
US20050024037A1 true US20050024037A1 (en) | 2005-02-03 |
Family
ID=33552872
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/630,175 Expired - Fee Related US6841985B1 (en) | 2003-07-29 | 2003-07-29 | Method and circuit for measuring on-chip, cycle-to-cycle clock jitter |
Country Status (1)
Country | Link |
---|---|
US (1) | US6841985B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050036578A1 (en) * | 2003-08-11 | 2005-02-17 | International Business Machines Corporation | On-chip jitter measurement circuit |
US20080309319A1 (en) * | 2007-06-12 | 2008-12-18 | Texas Instruments Deutschland G.M.B.H. | Electronic Device and Method for on Chip Jitter Measurement |
WO2008152084A1 (en) * | 2007-06-12 | 2008-12-18 | Texas Instruments Deutschland Gmbh | Electronic device and method for on chip skew measurement |
WO2008152082A1 (en) * | 2007-06-12 | 2008-12-18 | Texas Instruments Deutschland Gmbh | Electronic device and method for on chip jitter measurement |
US20090096439A1 (en) * | 2007-10-10 | 2009-04-16 | Faraday Technology Corp. | Built-in jitter measurement circuit |
US20110128055A1 (en) * | 2008-05-29 | 2011-06-02 | Nxp B.V. | Dll for period jitter measurement |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8121240B1 (en) * | 2004-11-16 | 2012-02-21 | Xilinx, Inc. | Statistical measurement of average edge-jitter placement on a clock signal |
US8320242B2 (en) * | 2004-12-24 | 2012-11-27 | Net Optics, Inc. | Active response communications network tap |
US7760859B2 (en) * | 2005-03-07 | 2010-07-20 | Net Optics, Inc. | Intelligent communications network tap port aggregator |
DE102005024648B4 (en) * | 2005-05-25 | 2020-08-06 | Infineon Technologies Ag | Electrical circuit for measuring times and method for measuring times |
US7286947B1 (en) * | 2006-04-13 | 2007-10-23 | International Business Machines Corporation | Method and apparatus for determining jitter and pulse width from clock signal comparisons |
US7339364B2 (en) | 2006-06-19 | 2008-03-04 | International Business Machines Corporation | Circuit and method for on-chip jitter measurement |
US7389192B2 (en) | 2006-06-30 | 2008-06-17 | International Business Machines Corporation | Determining data signal jitter via asynchronous sampling |
US7684478B2 (en) * | 2006-06-30 | 2010-03-23 | International Business Machines Corporation | Generating an eye diagram of integrated circuit transmitted signals |
US7383160B1 (en) * | 2006-06-30 | 2008-06-03 | International Business Machines Corporation | Method and apparatus for constructing a synchronous signal diagram from asynchronously sampled data |
US7898984B2 (en) | 2007-08-07 | 2011-03-01 | Net Optics, Inc. | Enhanced communication network tap port aggregator arrangement and methods thereof |
US7903576B2 (en) * | 2007-08-07 | 2011-03-08 | Net Optics, Inc. | Methods and arrangement for utilization rate display |
US8094576B2 (en) | 2007-08-07 | 2012-01-10 | Net Optic, Inc. | Integrated switch tap arrangement with visual display arrangement and methods thereof |
TWI342403B (en) * | 2007-09-29 | 2011-05-21 | Ind Tech Res Inst | Jitter measuring system and method |
US7773529B2 (en) * | 2007-12-27 | 2010-08-10 | Net Optic, Inc. | Director device and methods thereof |
US9813448B2 (en) | 2010-02-26 | 2017-11-07 | Ixia | Secured network arrangement and methods thereof |
US8320399B2 (en) * | 2010-02-26 | 2012-11-27 | Net Optics, Inc. | Add-on module and methods thereof |
US9019863B2 (en) | 2010-02-26 | 2015-04-28 | Net Optics, Inc. | Ibypass high density device and methods thereof |
US9749261B2 (en) | 2010-02-28 | 2017-08-29 | Ixia | Arrangements and methods for minimizing delay in high-speed taps |
US8755293B2 (en) * | 2010-02-28 | 2014-06-17 | Net Optics, Inc. | Time machine device and methods thereof |
WO2011106589A2 (en) | 2010-02-28 | 2011-09-01 | Net Optics, Inc | Gigabits zero-delay tap and methods thereof |
US9473130B2 (en) * | 2013-10-08 | 2016-10-18 | Nxp B.V. | Sawtooth oscillator and apparatuses |
US9568548B1 (en) | 2015-10-14 | 2017-02-14 | International Business Machines Corporation | Measurement of signal delays in microprocessor integrated circuits with sub-picosecond accuracy using frequency stepping |
US9998213B2 (en) | 2016-07-29 | 2018-06-12 | Keysight Technologies Singapore (Holdings) Pte. Ltd. | Network tap with battery-assisted and programmable failover |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6185510B1 (en) * | 1997-03-27 | 2001-02-06 | Nec Corporation | PLL jitter measuring method and integrated circuit therewith |
US6542038B2 (en) * | 2001-02-06 | 2003-04-01 | Matsushita Electric Industrial Co., Ltd. | PLL circuit having a phase offset detecting phase comparator |
US6640193B2 (en) * | 1999-12-15 | 2003-10-28 | Texas Instruments Incorporated | Method and system for measuring jitter |
US6661266B1 (en) * | 2000-11-08 | 2003-12-09 | Texas Instruments Incorporated | All digital built-in self-test circuit for phase-locked loops |
US20040061488A1 (en) * | 2002-10-01 | 2004-04-01 | Yair Rosenbaum | Module, system and method for testing a phase locked loop |
US6754613B2 (en) * | 2000-03-17 | 2004-06-22 | Vector 12 Corporation | High resolution time-to-digital converter |
-
2003
- 2003-07-29 US US10/630,175 patent/US6841985B1/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6185510B1 (en) * | 1997-03-27 | 2001-02-06 | Nec Corporation | PLL jitter measuring method and integrated circuit therewith |
US6640193B2 (en) * | 1999-12-15 | 2003-10-28 | Texas Instruments Incorporated | Method and system for measuring jitter |
US6754613B2 (en) * | 2000-03-17 | 2004-06-22 | Vector 12 Corporation | High resolution time-to-digital converter |
US6661266B1 (en) * | 2000-11-08 | 2003-12-09 | Texas Instruments Incorporated | All digital built-in self-test circuit for phase-locked loops |
US6542038B2 (en) * | 2001-02-06 | 2003-04-01 | Matsushita Electric Industrial Co., Ltd. | PLL circuit having a phase offset detecting phase comparator |
US20040061488A1 (en) * | 2002-10-01 | 2004-04-01 | Yair Rosenbaum | Module, system and method for testing a phase locked loop |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050036578A1 (en) * | 2003-08-11 | 2005-02-17 | International Business Machines Corporation | On-chip jitter measurement circuit |
US7439724B2 (en) * | 2003-08-11 | 2008-10-21 | International Business Machines Corporation | On-chip jitter measurement circuit |
US20080309319A1 (en) * | 2007-06-12 | 2008-12-18 | Texas Instruments Deutschland G.M.B.H. | Electronic Device and Method for on Chip Jitter Measurement |
WO2008152084A1 (en) * | 2007-06-12 | 2008-12-18 | Texas Instruments Deutschland Gmbh | Electronic device and method for on chip skew measurement |
WO2008152082A1 (en) * | 2007-06-12 | 2008-12-18 | Texas Instruments Deutschland Gmbh | Electronic device and method for on chip jitter measurement |
US20080309385A1 (en) * | 2007-06-12 | 2008-12-18 | Texas Instruments Deutschland Gmbh | Electronic device and method for on chip skew measurement |
US7595670B2 (en) | 2007-06-12 | 2009-09-29 | Texas Instruments Deutschland Gmbh | Electronic device and method for on chip skew measurement |
US7705581B2 (en) | 2007-06-12 | 2010-04-27 | Texas Instruments Incorporated | Electronic device and method for on chip jitter measurement |
US20090096439A1 (en) * | 2007-10-10 | 2009-04-16 | Faraday Technology Corp. | Built-in jitter measurement circuit |
US7912166B2 (en) | 2007-10-10 | 2011-03-22 | Faraday Technology Corp. | Built-in jitter measurement circuit |
US20110128055A1 (en) * | 2008-05-29 | 2011-06-02 | Nxp B.V. | Dll for period jitter measurement |
US8203368B2 (en) | 2008-05-29 | 2012-06-19 | Nxp B.V. | DLL for period jitter measurement |
Also Published As
Publication number | Publication date |
---|---|
US6841985B1 (en) | 2005-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6841985B1 (en) | Method and circuit for measuring on-chip, cycle-to-cycle clock jitter | |
US9760672B1 (en) | Circuitry and method for critical path timing speculation to enable process variation compensation via voltage scaling | |
US7619486B1 (en) | Method for detecting and compensating for temperature effects | |
US9536038B1 (en) | Method and algorithm for functional critical paths selection and critical path sensors and controller insertion | |
US8847777B2 (en) | Voltage supply droop detector | |
US9564883B1 (en) | Circuitry and method for timing speculation via toggling functional critical paths | |
US7714565B2 (en) | Methods and apparatus for testing delay locked loops and clock skew | |
US9494649B2 (en) | Adaptive digital delay line for characterization of clock uncertainties | |
US7408371B2 (en) | Apparatus for measuring on-chip characteristics in semiconductor circuits and related methods | |
EP2286256B1 (en) | Dll for period jitter measurement | |
US11121707B2 (en) | Programmable clock skewing for timing closure | |
US20080034263A1 (en) | Semiconductor integrated circuit device and internal power control system including the same | |
US20200226295A1 (en) | Circuits And Methods For Voltage Detection In Integrated Circuits | |
US7286020B1 (en) | Techniques for monitoring and replacing circuits to maintain high performance | |
EP4152014A1 (en) | Circuits and methods for supply voltage detection and timing monitoring | |
US20090144677A1 (en) | Design Structure for a Circuit and Method to Measure Threshold Voltage Distributions in SRAM Devices | |
US9575119B1 (en) | Measurement of signal delays in microprocessor integrated circuits with sub-picosecond accuracy using frequency stepping | |
US7352252B2 (en) | Circuit and method to measure threshold voltage distributions in SRAM devices | |
US7447289B2 (en) | Signal timing adjustment device, signal timing adjustment system, signal timing adjustment amount setting program, and storage medium storing the program | |
US20090108863A1 (en) | Method and circuit for detecting and compensating for a degradation of a semiconductor device | |
US5438599A (en) | Self-calibration timing circuit | |
US7797131B2 (en) | On-chip frequency response measurement | |
US8055969B2 (en) | Multi-strobe circuit | |
US11482992B2 (en) | Clock sweeping system | |
US11165416B2 (en) | Duty cycle and skew measurement and correction for differential and single-ended clock signals |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FETZER, ERIC S.;REEL/FRAME:014306/0857 Effective date: 20040123 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;REEL/FRAME:037079/0001 Effective date: 20151027 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170111 |