US20040251512A1 - High on-current device for high performance embedded dram (edram) and method of forming the same - Google Patents

High on-current device for high performance embedded dram (edram) and method of forming the same Download PDF

Info

Publication number
US20040251512A1
US20040251512A1 US10/458,413 US45841303A US2004251512A1 US 20040251512 A1 US20040251512 A1 US 20040251512A1 US 45841303 A US45841303 A US 45841303A US 2004251512 A1 US2004251512 A1 US 2004251512A1
Authority
US
United States
Prior art keywords
mosfet
sti
parasitic
corner
threshold voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/458,413
Other versions
US6821857B1 (en
Inventor
Babar Khan
Rama Divakaruni
Subramanian Iyer
Tzyy-Ming Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
International Business Machines Corp
Original Assignee
United Microelectronics Corp
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp, International Business Machines Corp filed Critical United Microelectronics Corp
Priority to US10/458,413 priority Critical patent/US6821857B1/en
Assigned to UNITED MICROELECTRONICS CO. reassignment UNITED MICROELECTRONICS CO. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHENG, TZYY-MING
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DIVAKARUNI, RAMA, IYER, SUBRAMANIAN S., KHAN, BABAR A.
Application granted granted Critical
Publication of US6821857B1 publication Critical patent/US6821857B1/en
Publication of US20040251512A1 publication Critical patent/US20040251512A1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region

Definitions

  • the present invention relates generally to semiconductor device manufacturing and, more particularly, to an embedded dynamic random access (eDRAM) device having a high on-current for high performance thereof.
  • eDRAM embedded dynamic random access
  • DRAM dynamic random access memory
  • eDRAM embedded DRAM
  • SRAM static random access memory
  • EEPROM electrically erasable programmable read only memory
  • the semiconductor industry continually strives to increase semiconductor device performance and density by miniaturizing the individual semiconductor components and by miniaturizing the overall semiconductor device dimensions.
  • the semiconductor device density can be increased by more densely integrating the components on the semiconductor chip.
  • increasing integration densities by placing the individual circuit elements in closer proximity increases the potential for interactions between the circuit elements. Therefore, it has become necessary to include isolation structures to prevent any significant interaction between circuit elements on the same chip.
  • Contemporary CMOS technologies generally employ field effect-transistors that are adjacent or bounded by trenches. These trenches provide isolation (shallow trench isolation or “STI”) for the semiconductor devices.
  • STI shallow trench isolation
  • the close proximity of each semiconductor device to an edge or corner of the trench may create parasitic leakage paths.
  • parasitic leakage paths result from an enhancement of the gate electric field near the trench corners, the gate electric field in turn being enhanced by the trench corner's small radius of curvature and the proximity of the gate conductor.
  • the trench corner has a lower threshold voltage (V t ) than the planar portion of the device.
  • the DRAM is embedded within the logic without affecting the performance of the logic device.
  • the logic processing steps such as relating to spacer and oxide thicknesses. These processes are kept preferably the same for the DRAM, so that the manufacturing costs of the eDRAM may be minimized.
  • the eDRAM should include a high performance DRAM, meaning that the on-current of the DRAM devices should remain high, (even as device dimensions shrink), without compromising the device off-current. Unfortunately, this becomes more and more difficult as cell and device size shrinks.
  • the reduced diffusion width of the DRAM devices in succeeding technologies has a proportionate impact (i.e., a decrease) on the device on-current. Accordingly, it is desirable to be able to fabricate a reduced width eDRAM device that is still a high-performance device by having a relatively high on-current capability.
  • the method includes recessing fill material formed within a shallow trench isolation (STI) adjacent the MOSFET so as to expose a desired depth of a sidewall of the STI, thereby increasing the effective size of a parasitic corner device of the MOSFET.
  • the threshold voltage of the parasitic corner device is then adjusted so as to be substantially equivalent to the threshold voltage of the MOSFET device.
  • a semiconductor device in another aspect, includes a MOSFET disposed adjacent a shallow trench isolation (STI).
  • the MOSFET includes a gate oxide layer formed over an active device area and a corner region defined by the STI, the STI further having a sufficient amount of fill material therein removed so as to allow the formation of the gate oxide layer to increase the effective size of a parasitic corner device.
  • the corner region is further implanted with a dopant so as to adjust the threshold voltage of the parasitic corner device to be substantially equivalent to the threshold voltage of the MOSFET.
  • an embedded, dynamic random access memory (eDRAM) device includes an array of memory storage devices associated with a plurality of MOSFET devices for accessing the memory storage devices, wherein each of the MOSFET devices is disposed adjacent a shallow trench isolation (STI). Further, each of the MOSFET devices includes a gate oxide layer formed over an active device area and a corner region defined by the STI. The STI has a sufficient amount of fill material therein removed so as to allow the formation of the gate oxide layer to increase the effective size of a parasitic corner device. The corner region is further implanted with a dopant so as adjust the threshold voltage of the parasitic corner device to be substantially equivalent to the threshold voltage of the MOSFET.
  • STI shallow trench isolation
  • FIG. 1 is a sectional view of a MOSFET device having a parasitic corner device as result of conventional shallow trench isolation (STI) formation techniques;
  • STI shallow trench isolation
  • FIG. 2 is a graph illustrating characteristic current versus gate voltage curves for both the channel device and the parasitic corner device in the MOSFET of FIG. 1;
  • FIG. 3 is a plan view of a section of a semiconductor memory device, such as an eDRAM, suitable for use in accordance with an embodiment of the invention.
  • FIGS. 4 and 5 are sectional views, taken along the line 4 - 4 of FIG. 3, illustrating a method for enhancing the on-current of a MOSFET device, in accordance with an embodiment of the invention.
  • an embedded DRAM device (and method of forming the same) having an increased on-current without physically increasing the cell size thereof.
  • the present disclosure effectively creates a “wider” device by deliberately increasing the size of a parasitic device, thereby allowing for an increased on-current of the regular channel DRAM device.
  • the threshold voltage of this larger device is then adjusted so as to be compatible with (and become a part of) the channel device.
  • the present disclosure does not seek to reduce, suppress or eliminate the effects of the parasitic corner device. Rather, the size and current carrying capability of the parasitic corner device is actually enhanced (and threshold voltage thereof is also adjusted) so as to increase the current carrying capability of the channel device.
  • an equivalent corner device which is 0.03 ⁇ m wide can actually increase the effective device width to about 0.2 ⁇ m, thereby allowing for substantially higher on-currents and device performance without increasing the cell area.
  • FIG. 1 there is shown a sectional view of a MOSFET device 10 having a parasitic corner device as result of conventional shallow trench isolation (STI) formation techniques.
  • the MOSFET device 10 is formed on a lightly doped substrate 12 , over which is formed a gate oxide layer 14 (or other suitable gate insulating material) above a channel 16 .
  • Adjacent the gate oxide layer 14 is an STI region 18 that is separated from the substrate 12 by a sidewall 20 .
  • the sidewall 20 forms a corner 22 having a radius “r” and a corner angle ⁇ with respect to the lower surface of the gate oxide layer 14 .
  • To the right of the corner 22 there is shown a depression 24 formed in the surface of the STI region 18 , thereby causing the gate to wrap around the corner 22 following the deposition of the doped polysilicon layer 26 that serves as the gate conductor.
  • STI shallow trench isolation
  • FIG. 2 is a graph illustrating characteristic current versus gate voltage curves for both the channel device and the corner device.
  • the parasitic corner device dashed curve
  • the channel device solid curve
  • the actual total device current will be the sum of the two device currents. Accordingly, the on-current contribution of a corner device in a conventional transistor will not be significant where the corner device width is relatively small.
  • FIG. 3 is a top view of a section of eDRAM array 100 illustrating a plurality of deep trenches 102 (in which individual memory storage devices, i.e., capacitors, are formed), gate conductor lines 104 , and active area diffusion regions 106 .
  • the MOSFET gate stack devices are formed at the intersections 108 of the gate conductor lines 104 and the diffusion regions 106 .
  • the individual MOSFET devices formed by the gate stack devices and diffusion regions are used as access transistors for reading data from and writing data to the storage devices within the deep trenches 102 .
  • the array 100 includes a plurality of shallow trench isolations (STIs) adjacent the active area diffusion regions 106 , as is seen more particularly in FIGS. 4 and 5.
  • STIs shallow trench isolations
  • FIG. 4 is a sectional view of the eDRAM array 100 , taken along the line 4 - 4 of FIG. 3.
  • the STIs 1 10 are formed on opposing sides of the active areas of a given MOSFET device, including the channel regions 112 directly underneath the gate stack devices, and into the semiconductor substrate 114 .
  • the STI oxide is etched down or recessed in a first etch step so as to expose an additional surface area of the substrate 114 adjacent the corner regions.
  • the first etch step is done just before a pad nitride 116 in the gate stack is removed.
  • the first etch may also be selectively implemented in the array by using a block mask and photolithography techniques.
  • the STI oxide material is recessed to a sufficient depth “d” (up to, for example, about 1000 ⁇ ) in order to accommodate an angled corner implantation step for the adjustment of the corner/sidewall device threshold voltage, indicated by the arrows in FIG. 4.
  • the gate polysilicon 118 is conformally deposited so as to wrap around the corners and a portion of the sidewalls, as seen in FIG. 5, thereby effectively creating a wider device having increased current on-current capability and with a consistent threshold voltage of the main device and the corner/sidewall device.
  • the deliberately fabricated, wider parasitic device of the present disclosure takes advantage of both the corner region (see 22 of FIG. 1) and the sidewall region (see 20 of FIG. 1).
  • both the corner and sidewall areas are implanted so as to result in a consistent threshold voltage, the combination thereof effectively serves a single, larger parasitic device than just a corner device.
  • the first etch may be carried out a greater depth than is actually desired for the poly-gate fill.
  • the STI areas may be refilled with oxide material and then subsequently recessed with a second etch process to a shallower depth than for the first etch process, before then depositing the gate conductor material.
  • the above described method and structure allows for improved eDRAM performance by increasing the on-current capability of the main device without increasing the cell area of the MOSFET corner device is actually enhanced. So long as the threshold voltage of the enhanced parasitic corner devices is adjusted to be substantially equivalent to that of the main device, the parasitic device increases the current carrying capability of the channel device. Moreover, this is accomplished without a significant impact on device off-current.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Element Separation (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A method for enhancing the on-current carrying capability of a MOSFET device is disclosed. In an exemplary embodiment, the method includes recessing fill material formed within a shallow trench isolation (STI) adjacent the MOSFET so as to expose a desired depth of a sidewall of the STI, thereby increasing the effective size of a parasitic corner device of the MOSFET. The threshold voltage of the parasitic corner device is then adjusted so as to be substantially equivalent to the threshold voltage of the MOSFET device.

Description

    BACKGROUND
  • The present invention relates generally to semiconductor device manufacturing and, more particularly, to an embedded dynamic random access (eDRAM) device having a high on-current for high performance thereof. [0001]
  • In the integrated circuit (IC) industry, manufacturers have been embedding dynamic random access memory (DRAM) arrays on the same substrate as microprocessor cores or other logic devices. This technology is commonly referred to as embedded DRAM (eDRAM). Embedded DRAM provides microcontrollers and other logic devices with faster access to larger capacities of on-chip memory at a lower cost than other currently available systems having conventional embedded static random access memory (SRAM) and/or electrically erasable programmable read only memory (EEPROM). [0002]
  • At the same time, the semiconductor industry continually strives to increase semiconductor device performance and density by miniaturizing the individual semiconductor components and by miniaturizing the overall semiconductor device dimensions. For example, the semiconductor device density can be increased by more densely integrating the components on the semiconductor chip. However, increasing integration densities by placing the individual circuit elements in closer proximity increases the potential for interactions between the circuit elements. Therefore, it has become necessary to include isolation structures to prevent any significant interaction between circuit elements on the same chip. [0003]
  • Contemporary CMOS technologies generally employ field effect-transistors that are adjacent or bounded by trenches. These trenches provide isolation (shallow trench isolation or “STI”) for the semiconductor devices. As is known in the art, the close proximity of each semiconductor device to an edge or corner of the trench may create parasitic leakage paths. These parasitic leakage paths result from an enhancement of the gate electric field near the trench corners, the gate electric field in turn being enhanced by the trench corner's small radius of curvature and the proximity of the gate conductor. As a result of the enhanced gate electric field, the trench corner has a lower threshold voltage (V[0004] t) than the planar portion of the device.
  • Ideally, in an eDRAM device, the DRAM is embedded within the logic without affecting the performance of the logic device. However, as a practical matter, there are device design constraints imposed by the logic processing steps, such as relating to spacer and oxide thicknesses. These processes are kept preferably the same for the DRAM, so that the manufacturing costs of the eDRAM may be minimized. At the same time, the eDRAM should include a high performance DRAM, meaning that the on-current of the DRAM devices should remain high, (even as device dimensions shrink), without compromising the device off-current. Unfortunately, this becomes more and more difficult as cell and device size shrinks. In particular, the reduced diffusion width of the DRAM devices in succeeding technologies has a proportionate impact (i.e., a decrease) on the device on-current. Accordingly, it is desirable to be able to fabricate a reduced width eDRAM device that is still a high-performance device by having a relatively high on-current capability. [0005]
    • SUMMARY
  • The foregoing discussed drawbacks and deficiencies of the prior art are overcome or alleviated by a method for enhancing the on-current carrying capability of a MOSFET device. In an exemplary embodiment, the method includes recessing fill material formed within a shallow trench isolation (STI) adjacent the MOSFET so as to expose a desired depth of a sidewall of the STI, thereby increasing the effective size of a parasitic corner device of the MOSFET. The threshold voltage of the parasitic corner device is then adjusted so as to be substantially equivalent to the threshold voltage of the MOSFET device. [0006]
  • In another aspect, a semiconductor device includes a MOSFET disposed adjacent a shallow trench isolation (STI). The MOSFET includes a gate oxide layer formed over an active device area and a corner region defined by the STI, the STI further having a sufficient amount of fill material therein removed so as to allow the formation of the gate oxide layer to increase the effective size of a parasitic corner device. The corner region is further implanted with a dopant so as to adjust the threshold voltage of the parasitic corner device to be substantially equivalent to the threshold voltage of the MOSFET. [0007]
  • In yet another aspect, an embedded, dynamic random access memory (eDRAM) device includes an array of memory storage devices associated with a plurality of MOSFET devices for accessing the memory storage devices, wherein each of the MOSFET devices is disposed adjacent a shallow trench isolation (STI). Further, each of the MOSFET devices includes a gate oxide layer formed over an active device area and a corner region defined by the STI. The STI has a sufficient amount of fill material therein removed so as to allow the formation of the gate oxide layer to increase the effective size of a parasitic corner device. The corner region is further implanted with a dopant so as adjust the threshold voltage of the parasitic corner device to be substantially equivalent to the threshold voltage of the MOSFET.[0008]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Referring to the exemplary drawings wherein like elements are numbered alike in the several Figures: [0009]
  • FIG. 1 is a sectional view of a MOSFET device having a parasitic corner device as result of conventional shallow trench isolation (STI) formation techniques; [0010]
  • FIG. 2 is a graph illustrating characteristic current versus gate voltage curves for both the channel device and the parasitic corner device in the MOSFET of FIG. 1; [0011]
  • FIG. 3 is a plan view of a section of a semiconductor memory device, such as an eDRAM, suitable for use in accordance with an embodiment of the invention; and [0012]
  • FIGS. 4 and 5 are sectional views, taken along the line [0013] 4-4 of FIG. 3, illustrating a method for enhancing the on-current of a MOSFET device, in accordance with an embodiment of the invention.
    • DETAILED DESCRIPTION
  • Disclosed herein is an embedded DRAM device (and method of forming the same) having an increased on-current without physically increasing the cell size thereof. Briefly stated, the present disclosure effectively creates a “wider” device by deliberately increasing the size of a parasitic device, thereby allowing for an increased on-current of the regular channel DRAM device. The threshold voltage of this larger device is then adjusted so as to be compatible with (and become a part of) the channel device. [0014]
  • As opposed to conventional processes, the present disclosure does not seek to reduce, suppress or eliminate the effects of the parasitic corner device. Rather, the size and current carrying capability of the parasitic corner device is actually enhanced (and threshold voltage thereof is also adjusted) so as to increase the current carrying capability of the channel device. Thus, for example, as diffusion widths shrink below 0.14 μm, an equivalent corner device which is 0.03 μm wide can actually increase the effective device width to about 0.2 μm, thereby allowing for substantially higher on-currents and device performance without increasing the cell area. [0015]
  • Referring initially to FIG. 1, there is shown a sectional view of a [0016] MOSFET device 10 having a parasitic corner device as result of conventional shallow trench isolation (STI) formation techniques. The MOSFET device 10 is formed on a lightly doped substrate 12, over which is formed a gate oxide layer 14 (or other suitable gate insulating material) above a channel 16. Adjacent the gate oxide layer 14 is an STI region 18 that is separated from the substrate 12 by a sidewall 20. The sidewall 20 forms a corner 22 having a radius “r” and a corner angle θ with respect to the lower surface of the gate oxide layer 14. To the right of the corner 22, there is shown a depression 24 formed in the surface of the STI region 18, thereby causing the gate to wrap around the corner 22 following the deposition of the doped polysilicon layer 26 that serves as the gate conductor.
  • Because of the combination of the steep slope of the [0017] sidewall 20 and the depression 24, an applied gate voltage results in an enhanced electric field at the corner 22 of the active area. Thus, this resulting corner device can lead to high off-currents and variations in the threshold voltage of the transistor, as the threshold voltage of the corner devices is lower than the threshold voltage of the main device. FIG. 2 is a graph illustrating characteristic current versus gate voltage curves for both the channel device and the corner device. As can be seen, the parasitic corner device (dashed curve) has a lower threshold voltage than the channel device (solid curve), thus leading to higher off-currents that are a component of the overall DRAM storage cell leakage. Moreover, the actual total device current will be the sum of the two device currents. Accordingly, the on-current contribution of a corner device in a conventional transistor will not be significant where the corner device width is relatively small.
  • As stated previously, existing processes have been directed toward minimizing the effects of the corner device, such as by ensuring that the top surface of the STI is above that of the silicon substrate, or by simply increasing the threshold voltage of the sidewall by implanting dopants therein. In contrast, the present invention embodiments use the corner device in an advantageous manner, as is described hereinafter in further detail. [0018]
  • Referring generally now to FIGS. 3 through 5, there is shown an exemplary structure and method in which a larger corner device is fashioned for use in applications such as eDRAM. Those skilled in the art, however, will appreciate, that the device embodiments herein may be used in other suitable semiconductor applications. In particular, FIG. 3 is a top view of a section of eDRAM [0019] array 100 illustrating a plurality of deep trenches 102 (in which individual memory storage devices, i.e., capacitors, are formed), gate conductor lines 104, and active area diffusion regions 106. Those skilled in the art will recognize that the MOSFET gate stack devices are formed at the intersections 108 of the gate conductor lines 104 and the diffusion regions 106. The individual MOSFET devices formed by the gate stack devices and diffusion regions are used as access transistors for reading data from and writing data to the storage devices within the deep trenches 102. Elsewhere, the array 100 includes a plurality of shallow trench isolations (STIs) adjacent the active area diffusion regions 106, as is seen more particularly in FIGS. 4 and 5.
  • FIG. 4 is a sectional view of the eDRAM [0020] array 100, taken along the line 4-4 of FIG. 3. As can be seen, the STIs 1 10 are formed on opposing sides of the active areas of a given MOSFET device, including the channel regions 112 directly underneath the gate stack devices, and into the semiconductor substrate 114. As opposed to a conventional memory device or other semiconductor device, the STI oxide is etched down or recessed in a first etch step so as to expose an additional surface area of the substrate 114 adjacent the corner regions. Preferably, the first etch step is done just before a pad nitride 116 in the gate stack is removed. Alternatively, the first etch may also be selectively implemented in the array by using a block mask and photolithography techniques.
  • In either case, the STI oxide material is recessed to a sufficient depth “d” (up to, for example, about 1000 Å) in order to accommodate an angled corner implantation step for the adjustment of the corner/sidewall device threshold voltage, indicated by the arrows in FIG. 4. Once the sidewalls are implanted, the [0021] gate polysilicon 118 is conformally deposited so as to wrap around the corners and a portion of the sidewalls, as seen in FIG. 5, thereby effectively creating a wider device having increased current on-current capability and with a consistent threshold voltage of the main device and the corner/sidewall device. As compared with the parasitic corner device illustrated in FIG. 1, the deliberately fabricated, wider parasitic device of the present disclosure takes advantage of both the corner region (see 22 of FIG. 1) and the sidewall region (see 20 of FIG. 1). Moreover, since both the corner and sidewall areas are implanted so as to result in a consistent threshold voltage, the combination thereof effectively serves a single, larger parasitic device than just a corner device.
  • In order to ensure that an adequate area of the exposed substrate sidewalls are exposed for the voltage threshold adjustment implantation step, the first etch may be carried out a greater depth than is actually desired for the poly-gate fill. After the implantation, the STI areas may be refilled with oxide material and then subsequently recessed with a second etch process to a shallower depth than for the first etch process, before then depositing the gate conductor material. [0022]
  • As will be appreciated, the above described method and structure allows for improved eDRAM performance by increasing the on-current capability of the main device without increasing the cell area of the MOSFET corner device is actually enhanced. So long as the threshold voltage of the enhanced parasitic corner devices is adjusted to be substantially equivalent to that of the main device, the parasitic device increases the current carrying capability of the channel device. Moreover, this is accomplished without a significant impact on device off-current. [0023]
  • While the invention has been described with reference to a preferred embodiment or embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims. [0024]

Claims (10)

What is claimed is:
1. A method for enhancing the on-current carrying capability of a MOSFET device, the method comprising:
recessing fill material formed within a shallow trench isolation (STI) adjacent the MOSFET so as to expose a desired depth of a sidewall of the STI, thereby increasing the effective size of a parasitic corner device of the MOSFET; and
adjusting the threshold voltage of said parasitic corner device so as to be substantially equivalent to the threshold voltage of the MOSFET device.
2. The method of claim 1, wherein said adjusting said threshold voltage of said parasitic corner device comprising implanting the exposed portions of said sidewall with a dopant material.
3. The method of claim 2, wherein said exposed portions of side wall are implanted with an angled implant.
4. The method of claim 1, wherein the effective size of said parasitic corner device is selected such that the magnitude of on-current of said parasitic corner device is substantially equivalent to the magnitude of on-current of the MOSFET device.
5. The method of claim 1, wherein said STI material is recessed by a first etch process, said first etch process being implemented before the removal of a pad nitride formed over an active area of a substrate in which the MOSFET is defined, and wherein said implanting is performed subsequent to said first etch process.
6. The method of claim 5, further comprising:
refilling said STI with additional said fill material;
performing a second etch in which a portion of the refilled STI is removed so as to effectively extend a gate insulator layer over said sidewall of said STI; and
depositing a gate conductor layer over said gate insulator layer.
7. A semiconductor device, comprising:
a MOSFET disposed adjacent a shallow trench isolation (STI); and
said MOSFET including a gate oxide layer formed over an active device area and a corner region defined by said STI, said STI further having a sufficient amount of fill material therein removed so as to allow the formation of said gate oxide layer to increase the effective size of a parasitic corner device;
wherein said corner region is further implanted with a dopant so as adjust the threshold voltage of said parasitic corner device to be substantially equivalent to the threshold voltage of the MOSFET.
8. The device of claim 7, wherein the effective size of said parasitic corner device is selected such that the magnitude of on-current of said parasitic corner device is substantially equivalent to the magnitude of on-current of the MOSFET.
9. An embedded, dynamic random access memory (eDRAM) device, comprising:
an array of memory storage devices associated with a plurality of MOSFET devices for accessing said memory storage devices, each of said MOSFET devices disposed adjacent a shallow trench isolation (STI); and
each of said MOSFET devices including a gate oxide layer formed over an active device area and a corner region defined by said STI, said STI further having a sufficient amount of fill material therein removed so as to allow the formation of said gate oxide layer to increase the effective size of a parasitic corner device;
wherein said corner region is further implanted with a dopant so as adjust the threshold voltage of said parasitic corner device to be substantially equivalent to the threshold voltage of the MOSFET.
10. The eDRAM device of claim 7, wherein the effective size of said parasitic corner device is selected such that the magnitude of on-current of said parasitic corner device is substantially equivalent to the magnitude of on-current of the MOSFET.
US10/458,413 2003-06-10 2003-06-10 High on-current device for high performance embedded DRAM (eDRAM) and method of forming the same Expired - Lifetime US6821857B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/458,413 US6821857B1 (en) 2003-06-10 2003-06-10 High on-current device for high performance embedded DRAM (eDRAM) and method of forming the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/458,413 US6821857B1 (en) 2003-06-10 2003-06-10 High on-current device for high performance embedded DRAM (eDRAM) and method of forming the same

Publications (2)

Publication Number Publication Date
US6821857B1 US6821857B1 (en) 2004-11-23
US20040251512A1 true US20040251512A1 (en) 2004-12-16

Family

ID=33434914

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/458,413 Expired - Lifetime US6821857B1 (en) 2003-06-10 2003-06-10 High on-current device for high performance embedded DRAM (eDRAM) and method of forming the same

Country Status (1)

Country Link
US (1) US6821857B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050110071A1 (en) * 2003-10-24 2005-05-26 Taiji Ema Semiconductor device group and method for fabricating the same, and semiconductor device and method for fabricating the same
US20070145495A1 (en) * 2005-12-27 2007-06-28 Intel Corporation Method of fabricating a MOSFET transistor having an anti-halo for modifying narrow width device performance
US20070202652A1 (en) * 2006-02-27 2007-08-30 Synopsys, Inc. Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance
CN101685793A (en) * 2008-09-22 2010-03-31 海力士半导体有限公司 Method of manufacturing semiconductor device

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100731142B1 (en) 2005-12-29 2007-06-22 동부일렉트로닉스 주식회사 Method for fabricating metal-oxide semiconductor transistor
US8110890B2 (en) 2007-06-05 2012-02-07 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating semiconductor device isolation structure
US20100193879A1 (en) * 2009-02-05 2010-08-05 Ming-Han Liao Isolation Region Implant and Structure
US8492207B2 (en) 2011-04-21 2013-07-23 International Business Machines Corporation Implementing eFuse circuit with enhanced eFuse blow operation
US8816470B2 (en) 2011-04-21 2014-08-26 International Business Machines Corporation Independently voltage controlled volume of silicon on a silicon on insulator chip
US8456187B2 (en) 2011-04-21 2013-06-04 International Business Machines Corporation Implementing temporary disable function of protected circuitry by modulating threshold voltage of timing sensitive circuit
US8525245B2 (en) 2011-04-21 2013-09-03 International Business Machines Corporation eDRAM having dynamic retention and performance tradeoff
US11114443B2 (en) * 2019-08-29 2021-09-07 Micron Technology, Inc. Semiconductor structure formation
US11469302B2 (en) * 2020-06-11 2022-10-11 Atomera Incorporated Semiconductor device including a superlattice and providing reduced gate leakage
US11569368B2 (en) * 2020-06-11 2023-01-31 Atomera Incorporated Method for making semiconductor device including a superlattice and providing reduced gate leakage

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5436488A (en) * 1993-09-30 1995-07-25 Motorola Inc. Trench isolator structure in an integrated circuit
US5521422A (en) * 1994-12-02 1996-05-28 International Business Machines Corporation Corner protected shallow trench isolation device
US5874317A (en) * 1996-06-12 1999-02-23 Advanced Micro Devices, Inc. Trench isolation for integrated circuits
US5913132A (en) * 1996-11-18 1999-06-15 United Microelectronics Corp. Method of forming a shallow trench isolation region
US6084276A (en) * 1997-01-23 2000-07-04 International Business Machines Corporation Threshold voltage tailoring of corner of MOSFET device
US6322634B1 (en) * 1997-01-27 2001-11-27 Micron Technology, Inc. Shallow trench isolation structure without corner exposure

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6097069A (en) * 1998-06-22 2000-08-01 International Business Machines Corporation Method and structure for increasing the threshold voltage of a corner device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5436488A (en) * 1993-09-30 1995-07-25 Motorola Inc. Trench isolator structure in an integrated circuit
US5521422A (en) * 1994-12-02 1996-05-28 International Business Machines Corporation Corner protected shallow trench isolation device
US5741738A (en) * 1994-12-02 1998-04-21 International Business Machines Corporation Method of making corner protected shallow trench field effect transistor
US5874317A (en) * 1996-06-12 1999-02-23 Advanced Micro Devices, Inc. Trench isolation for integrated circuits
US5913132A (en) * 1996-11-18 1999-06-15 United Microelectronics Corp. Method of forming a shallow trench isolation region
US6084276A (en) * 1997-01-23 2000-07-04 International Business Machines Corporation Threshold voltage tailoring of corner of MOSFET device
US6322634B1 (en) * 1997-01-27 2001-11-27 Micron Technology, Inc. Shallow trench isolation structure without corner exposure

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050110071A1 (en) * 2003-10-24 2005-05-26 Taiji Ema Semiconductor device group and method for fabricating the same, and semiconductor device and method for fabricating the same
US7539963B2 (en) * 2003-10-24 2009-05-26 Fujitsu Microelectronics Limited Semiconductor device group and method for fabricating the same, and semiconductor device and method for fabricating the same
US20070145495A1 (en) * 2005-12-27 2007-06-28 Intel Corporation Method of fabricating a MOSFET transistor having an anti-halo for modifying narrow width device performance
WO2007075305A1 (en) * 2005-12-27 2007-07-05 Intel Corporation Method of fabricating a mosfet transistor having an anti-halo for modifying narrow width device performance
US20070202652A1 (en) * 2006-02-27 2007-08-30 Synopsys, Inc. Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance
US20070298566A1 (en) * 2006-02-27 2007-12-27 Synopsys, Inc. Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance
US7863146B2 (en) * 2006-02-27 2011-01-04 Synopsys, Inc. Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance
US8035168B2 (en) 2006-02-27 2011-10-11 Synopsys, Inc. Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance
US8686512B2 (en) 2006-02-27 2014-04-01 Synopsys, Inc. Elevation of transistor channels to reduce impact of shallow trench isolation on transistor performance
CN101685793A (en) * 2008-09-22 2010-03-31 海力士半导体有限公司 Method of manufacturing semiconductor device

Also Published As

Publication number Publication date
US6821857B1 (en) 2004-11-23

Similar Documents

Publication Publication Date Title
US8187940B2 (en) Method for fabricating semiconductor device
US7247541B2 (en) Method of manufacturing a semiconductor memory device including a transistor
US5981332A (en) Reduced parasitic leakage in semiconductor devices
US5620912A (en) Method of manufacturing a semiconductor device using a spacer
US6440793B1 (en) Vertical MOSFET
US7423318B2 (en) Recessed gate structure with stepped profile
US20090173992A1 (en) Semiconductor device with improved performance characteristics
US20110006365A1 (en) Semiconductor Device Comprising Transistor Structures and Methods for Forming Same
US20110042746A1 (en) Single transistor memory device having source and drain insulating regions and method of fabricating the same
US8415733B2 (en) Semiconductor memory device and method for fabricating the same
US20060205162A1 (en) Method for manufacturing semiconductor device with recess channels and asymmetrical junctions
US6821857B1 (en) High on-current device for high performance embedded DRAM (eDRAM) and method of forming the same
US20060216881A1 (en) Method for manufacturing semiconductor device
US6414347B1 (en) Vertical MOSFET
JP4524285B2 (en) Method of forming vertical trench transistor (self-aligned drain / channel junction for device scaling in vertical pass transistor DRAM cell design)
US6573561B1 (en) Vertical MOSFET with asymmetrically graded channel doping
US20050045936A1 (en) Dynamic random access memory cell layout and fabrication method thereof
KR20090039203A (en) Method of fbricating semiconductor device
KR100668752B1 (en) Method of manufacturing the semiconductor memory device using asymmetric junction ion implantation
US7091546B2 (en) Semiconductor memory with trench capacitor and method of fabricating the same
US6600195B1 (en) Semiconductor device
US7951655B2 (en) Method for fabricating a semiconductor device
US7320912B2 (en) Trench capacitors with buried isolation layer formed by an oxidation process and methods for manufacturing the same
US7221035B2 (en) Semiconductor structure avoiding poly stringer formation
US7727826B2 (en) Method for manufacturing a semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED MICROELECTRONICS CO., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHENG, TZYY-MING;REEL/FRAME:014174/0039

Effective date: 20030605

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KHAN, BABAR A.;DIVAKARUNI, RAMA;IYER, SUBRAMANIAN S.;REEL/FRAME:014176/0770

Effective date: 20021212

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 8

SULP Surcharge for late payment

Year of fee payment: 7

FPAY Fee payment

Year of fee payment: 12