US20030201757A1 - Voltage mode boost converter using a period-fixed amplitude-modulated pulse control signal - Google Patents
Voltage mode boost converter using a period-fixed amplitude-modulated pulse control signal Download PDFInfo
- Publication number
- US20030201757A1 US20030201757A1 US10/133,300 US13330002A US2003201757A1 US 20030201757 A1 US20030201757 A1 US 20030201757A1 US 13330002 A US13330002 A US 13330002A US 2003201757 A1 US2003201757 A1 US 2003201757A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- signal
- feedback
- control signal
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0032—Control circuits allowing low power mode operation, e.g. in standby mode
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0045—Converters combining the concepts of switch-mode regulation and linear regulation, e.g. linear pre-regulator to switching converter, linear and switching converter in parallel, same converter or same transistor operating either in linear or switching mode
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the invention relates to a voltage converter and, more particularly, to a DC-to-DC power converter.
- the voltage required by common semiconductor components or microelectronic devices is mostly between 3.0V and 5.5V, while the voltage source required by some devices may be larger; for example, the voltage for driving an LCD driver, or the voltage for a flash memory, which is mostly between 6V and 7V. Therefore, most industrial manufacturers provide a voltage converter to convert circuit voltage so that a lower voltage (3.0V-5.5V) can be stepped up to a higher voltage (6V-7V) for use.
- a conventional circuit configuration of a voltage converter 1 comprises a pulse-width modulation control circuit 11 , a step-up circuit 12 and a feedback circuit 13 .
- the voltage converter 1 when it converts voltage, it must coordinate with a triangle wave generator (not shown), which is used to generate a triangle wave signal, and the triangle wave signal is input to the pulse-width modulation control circuit 11 to proceed with the pulse-width modulation control.
- a triangle wave generator not shown
- FIG. 1B is a diagram illustrating how to use the feedback voltage signal V FB to adjust the waveform duty time, wherein V rp and V rn each represents a peak value of the amplitude of the triangle wave signal, and V FB1 and V FB2 each represents the feedback voltage signal at different times.
- V rp and V rn each represents a peak value of the amplitude of the triangle wave signal
- V FB1 and V FB2 each represents the feedback voltage signal at different times.
- the above-mentioned pulse-width modulation control circuit 11 in accordance with the feedback voltage signal V FB and the triangle wave signal, can generate a pulse signal with an adjustable duty time, and the pulse signal is a signal that appears at the point O shown in FIG. 1A, while the waveform of the signal that appears at the point O is shown in FIG. 1B.
- the step-up circuit 12 of the voltage converter 1 comprises a MOS device as a switch, an inductor device L for providing an electric charge, a diode device D for rectifying, and a capacitor device for storing an electric charge.
- the MOS device, the diode device, and the capacitor device are connected to one another in series, and the inductor device is connected between the MOS device and the diode device in parallel.
- the signal (i.e., the signal that appears at the point O) output by the pulse-width modulation control circuit 11 is for controlling the gate of the MOS device so that the inductor device L can charge to the capacitor device C.
- the feedback circuit 13 comprises a resistor R 1 , a resistor R 2 and a feedback terminal 131 .
- the resistor R 1 is connected to the resistor R 2 in series, and one end of the feedback terminal 131 is electrically connected between the resistor R 1 and the resistor R 2 , while the other end of the feedback terminal 131 is electrically connected to the pulse-width modulation control circuit 11 .
- the feedback circuit 13 is used to generate a feedback voltage signal V FB to the pulse-width modulation control circuit 11 , and accordingly controls the output of the pulse-width modulation control circuit 11 .
- the voltage converter 1 has a shortcoming that when stepping up the voltage, it must rely on a triangle waveform generator to generate a triangle waveform signal; otherwise, the voltage converter 1 cannot operate smoothly, which means that the triangle waveform generator must keep on operating all the time. In other words, the voltage converter 1 cannot go into a standby mode.
- another conventional voltage converter 2 comprises a pulse-frequency modulation control circuit 21 , a step-up circuit 22 and a feedback circuit 23 .
- the circuit configuration and performance of its step-up circuit 22 and feedback circuit 23 are the same as those of the above-mentioned conventional voltage converter 1 .
- the difference between the converters 1 and 2 is that the latter uses a pulse-frequency modulation control circuit 21 to generate control signals.
- the pulse-frequency modulation control circuit 21 mainly utilizes the amplitude of the feedback voltage signal V FB , which is output by the feedback circuit 23 , to adjust the period of the control signal that appears at the point O.
- the larger the feedback voltage signal V FB output by the feedback circuit 23 is, the larger the period of the control signal that appears at the point O will be.
- the object of the invention is to provide a power converter, which has a standby mode and the feature of low standby current, and has good quality output voltage.
- the feature of the invention is to provide a control signal generating circuit, which uses feedback voltage signal to generate a step-up control pulse signal that is period-fixed and amplitude-modulated, so that the power converter of the invention can have a standby mode and a low standby current, and also ensure good quality output voltage.
- a power converter in accordance with the invention comprises a control signal generating circuit, which is used to generate a step-up control pulse signal that is period-fixed and amplitude-modulated, a step-up circuit, which adjusts the output voltage signal of the step-up circuit according to the step-up control pulse signal generated by the control signal generating circuit, and a feedback circuit, which generates a feedback voltage signal according to the output voltage signal of the step-up circuit.
- the feedback voltage signal is input into the control signal generating circuit, and the control signal generating circuit generates the step-up control pulse signal according to the feedback voltage signal.
- FIG. 1A is a diagram illustrating the circuit configuration of a conventional power converter
- FIG. 1B is a waveform schematic diagram illustrating the relationships among the feedback voltage signal V FB , the triangle wave signal, and the signal that appears at the point O, which are all in the circuit of FIG. 1A;
- FIG. 2A is a diagram illustrating the circuit configuration of another conventional power converter
- FIG. 2B is a schematic diagram illustrating the signal waveform at the point O shown in FIG. 2A;
- FIG. 3 is a diagram illustrating the circuit configuration of a power converter in accordance with an embodiment of the invention.
- FIG. 4 is a block diagram illustrating the structure of the control signal generating circuit of a power converter according to the invention.
- FIG. 5 is a diagram illustrating the circuit configuration of the amplitude control circuit of the control signal generating circuit in accordance with the invention
- FIG. 6 is a diagram illustrating the circuit configuration of the modulation circuit of the control signal generating circuit in accordance with the invention.
- FIG. 7 is a schematic diagram illustrating the signal waveform at the point O shown in FIG. 3.
- a power converter in accordance with an embodiment of the invention comprises a control signal generating circuit 31 , a step-up circuit 32 and a feedback circuit 33 .
- the circuit configuration and performance of the step-up circuit 32 and the feedback circuit 33 in the embodiment are generally the same as that of the conventional voltage converter, so the description thereof is omitted here.
- the MOS device used in the embodiment is an NMOS device.
- the control signal generating circuit 31 of the power converter 3 in accordance with the invention is an amplitude control circuit 311 and a modulation circuit 312 .
- the amplitude control circuit 311 receives an external voltage signal V CC and a reference voltage signal V ref from outside, and receives a feedback voltage signal V FB generated by the feedback circuit 33 ; then, in accordance with the external voltage signal V CC , the reference voltage signal V ref and the feedback voltage signal V FB , the amplitude control circuit 311 generates an amplitude control signal V D .
- the modulation circuit 312 receives a timing pulse signal CLK from outside, and generates a step-up control pulse signal (i.e., the signal that appears at the point O) according to the timing pulse signal CLK and the amplitude control signal V D .
- the waveform of the step-up control pulse signal is shown in FIG. 7.
- the timing pulse signal CLK is simultaneously input into the amplitude control circuit 311 , as a standby signal (hereinafter referred as PWDN) of the amplitude control circuit 311 .
- PWDN standby signal
- the amplitude control signal V D When the PWDN is high (i.e., the CLK is high), the amplitude control signal V D will be low; when the PWDN is turning from high to low, the amplitude of the amplitude control signal V D will change from 0 to V d , and at the same time, there will be a rising time for a few microseconds.
- the amplitude of the amplitude control signal V D will change from V d to 0, and there will also be a falling time for a few microseconds. Since the amplitude control circuit 311 has the above-mentioned features, the amplitude control signal V D that is output by the amplitude control circuit 311 can then avoid generating a momentarily larger current to the NMOS device; then the feature of high quality voltage is obtained since the larger current can cause a ground-bouncing phenomenon. Furthermore, as the amplitude control circuit 311 changes from 0 to V d , it enables the power converter 3 of the invention to have the feature of low standby current.
- V D (R 2 /R 1 )(V ref1 ⁇ V FB )+V ref1 .
- V FB the smaller the V D will be.
- the V D needed to turn on the NMOS gate voltage (shown in FIG. 3) will become smaller, as shown in FIG. 7; consequently, the NMOS Ron resistor will be large.
- the modulation circuit 32 includes an NMOS device, a PMOS device, a comparator, and a logic device.
- the CLK is high, the output of point O is equivalent to the ground, whereas when the CLK is low, the output of point O is equal to V D .
- the power converter 3 of the invention has a feature of standby mode because when it works, it does not have to coordinate with the triangle wave generator.
- the output of point O of the amplitude control circuit 311 will change from 0 to V d ; therefore, it has the feature of low standby current.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
- 1. Field of the Invention
- The invention relates to a voltage converter and, more particularly, to a DC-to-DC power converter.
- 2. Description of the Related Art
- The voltage required by common semiconductor components or microelectronic devices is mostly between 3.0V and 5.5V, while the voltage source required by some devices may be larger; for example, the voltage for driving an LCD driver, or the voltage for a flash memory, which is mostly between 6V and 7V. Therefore, most industrial manufacturers provide a voltage converter to convert circuit voltage so that a lower voltage (3.0V-5.5V) can be stepped up to a higher voltage (6V-7V) for use.
- As shown in FIG. 1A, a conventional circuit configuration of a
voltage converter 1 comprises a pulse-widthmodulation control circuit 11, a step-up circuit 12 and afeedback circuit 13. - As for the
voltage converter 1, when it converts voltage, it must coordinate with a triangle wave generator (not shown), which is used to generate a triangle wave signal, and the triangle wave signal is input to the pulse-widthmodulation control circuit 11 to proceed with the pulse-width modulation control. - The principle of the pulse-width modulation control is to use the feedback voltage signal VFB, which is generated by the
feedback circuit 13, and to use the triangle wave signal to adjust the waveform duty time. FIG. 1B is a diagram illustrating how to use the feedback voltage signal VFB to adjust the waveform duty time, wherein Vrp and Vrn each represents a peak value of the amplitude of the triangle wave signal, and VFB1 and VFB2 each represents the feedback voltage signal at different times. As shown in FIG. 1B, when the feedback voltage signal VFB is at VFB1, its corresponding duty time is T1, and when the feedback voltage signal VFB is at VFB2, its corresponding duty time is T2. In brief, the above-mentioned pulse-widthmodulation control circuit 11, in accordance with the feedback voltage signal VFB and the triangle wave signal, can generate a pulse signal with an adjustable duty time, and the pulse signal is a signal that appears at the point O shown in FIG. 1A, while the waveform of the signal that appears at the point O is shown in FIG. 1B. - In addition, as shown in FIG. 1A, the step-
up circuit 12 of thevoltage converter 1 comprises a MOS device as a switch, an inductor device L for providing an electric charge, a diode device D for rectifying, and a capacitor device for storing an electric charge. Among these devices, the MOS device, the diode device, and the capacitor device are connected to one another in series, and the inductor device is connected between the MOS device and the diode device in parallel. The signal (i.e., the signal that appears at the point O) output by the pulse-widthmodulation control circuit 11 is for controlling the gate of the MOS device so that the inductor device L can charge to the capacitor device C. - Also, the
feedback circuit 13 comprises a resistor R1, a resistor R2 and afeedback terminal 131. The resistor R1 is connected to the resistor R2 in series, and one end of thefeedback terminal 131 is electrically connected between the resistor R1 and the resistor R2, while the other end of thefeedback terminal 131 is electrically connected to the pulse-widthmodulation control circuit 11. Thefeedback circuit 13 is used to generate a feedback voltage signal VFB to the pulse-widthmodulation control circuit 11, and accordingly controls the output of the pulse-widthmodulation control circuit 11. - However, as for the
voltage converter 1, it has a shortcoming that when stepping up the voltage, it must rely on a triangle waveform generator to generate a triangle waveform signal; otherwise, thevoltage converter 1 cannot operate smoothly, which means that the triangle waveform generator must keep on operating all the time. In other words, thevoltage converter 1 cannot go into a standby mode. - As shown in FIG. 2A, another
conventional voltage converter 2 comprises a pulse-frequencymodulation control circuit 21, a step-up circuit 22 and afeedback circuit 23. As for thevoltage converter 2, the circuit configuration and performance of its step-up circuit 22 andfeedback circuit 23 are the same as those of the above-mentionedconventional voltage converter 1. The difference between theconverters modulation control circuit 21 to generate control signals. The pulse-frequencymodulation control circuit 21 mainly utilizes the amplitude of the feedback voltage signal VFB, which is output by thefeedback circuit 23, to adjust the period of the control signal that appears at the point O. As shown in FIG. 2B, the larger the feedback voltage signal VFB output by thefeedback circuit 23 is, the larger the period of the control signal that appears at the point O will be. - However, as for the
voltage converter 2, it has a shortcoming that the voltage output by thevoltage converter 2 is affected by the change of amplitude of Vcc voltage, thereby causing poor quality output voltage. - In view of the shortcomings of the conventional voltage converters, to provide a power converter with a standby mode and good quality output voltage becomes an important task.
- The object of the invention is to provide a power converter, which has a standby mode and the feature of low standby current, and has good quality output voltage.
- The feature of the invention is to provide a control signal generating circuit, which uses feedback voltage signal to generate a step-up control pulse signal that is period-fixed and amplitude-modulated, so that the power converter of the invention can have a standby mode and a low standby current, and also ensure good quality output voltage.
- Thus, to achieve the above-mentioned objective, a power converter in accordance with the invention comprises a control signal generating circuit, which is used to generate a step-up control pulse signal that is period-fixed and amplitude-modulated, a step-up circuit, which adjusts the output voltage signal of the step-up circuit according to the step-up control pulse signal generated by the control signal generating circuit, and a feedback circuit, which generates a feedback voltage signal according to the output voltage signal of the step-up circuit. The feedback voltage signal is input into the control signal generating circuit, and the control signal generating circuit generates the step-up control pulse signal according to the feedback voltage signal.
- FIG. 1A is a diagram illustrating the circuit configuration of a conventional power converter;
- FIG. 1B is a waveform schematic diagram illustrating the relationships among the feedback voltage signal VFB, the triangle wave signal, and the signal that appears at the point O, which are all in the circuit of FIG. 1A;
- FIG. 2A is a diagram illustrating the circuit configuration of another conventional power converter;
- FIG. 2B is a schematic diagram illustrating the signal waveform at the point O shown in FIG. 2A;
- FIG. 3 is a diagram illustrating the circuit configuration of a power converter in accordance with an embodiment of the invention;
- FIG. 4 is a block diagram illustrating the structure of the control signal generating circuit of a power converter according to the invention;
- FIG. 5 is a diagram illustrating the circuit configuration of the amplitude control circuit of the control signal generating circuit in accordance with the invention;
- FIG. 6 is a diagram illustrating the circuit configuration of the modulation circuit of the control signal generating circuit in accordance with the invention; and
- FIG. 7 is a schematic diagram illustrating the signal waveform at the point O shown in FIG. 3.
- With reference to FIG. 3, a power converter in accordance with an embodiment of the invention comprises a control
signal generating circuit 31, a step-up circuit 32 and afeedback circuit 33. The circuit configuration and performance of the step-upcircuit 32 and thefeedback circuit 33 in the embodiment are generally the same as that of the conventional voltage converter, so the description thereof is omitted here. Additionally, the MOS device used in the embodiment is an NMOS device. - As shown in FIG. 4, the control
signal generating circuit 31 of thepower converter 3 in accordance with the invention is anamplitude control circuit 311 and amodulation circuit 312. Theamplitude control circuit 311 receives an external voltage signal VCC and a reference voltage signal Vref from outside, and receives a feedback voltage signal VFB generated by thefeedback circuit 33; then, in accordance with the external voltage signal VCC, the reference voltage signal Vref and the feedback voltage signal VFB, theamplitude control circuit 311 generates an amplitude control signal VD. Themodulation circuit 312 receives a timing pulse signal CLK from outside, and generates a step-up control pulse signal (i.e., the signal that appears at the point O) according to the timing pulse signal CLK and the amplitude control signal VD. The waveform of the step-up control pulse signal is shown in FIG. 7. It should be noted that as shown in FIG. 4, in addition to being used to generate a step-up control pulse signal, the timing pulse signal CLK is simultaneously input into theamplitude control circuit 311, as a standby signal (hereinafter referred as PWDN) of theamplitude control circuit 311. To go into details, when the CLK is high, theamplitude control circuit 311 is in a standby mode; on the other hand, when the CLK is low, theamplitude control circuit 311 is in an active mode. - The following further illustrates how the step-up control pulse signal is generated, with reference to FIGS. 5 and 6.
- As shown in FIG. 5, the
amplitude control circuit 311 of the embodiment of the invention can be configured using two resistors and one comparator. It can be seen from FIG. 5 that VD=(R2/R1)(Vref1−VFB)+Vref1. When the PWDN is high (i.e., the CLK is high), the amplitude control signal VD will be low; when the PWDN is turning from high to low, the amplitude of the amplitude control signal VD will change from 0 to Vd, and at the same time, there will be a rising time for a few microseconds. On the other hand, when the PWDN is turning from low to high, the amplitude of the amplitude control signal VD will change from Vd to 0, and there will also be a falling time for a few microseconds. Since theamplitude control circuit 311 has the above-mentioned features, the amplitude control signal VD that is output by theamplitude control circuit 311 can then avoid generating a momentarily larger current to the NMOS device; then the feature of high quality voltage is obtained since the larger current can cause a ground-bouncing phenomenon. Furthermore, as theamplitude control circuit 311 changes from 0 to Vd, it enables thepower converter 3 of the invention to have the feature of low standby current. - Also, as shown in FIG. 5, since VD=(R2/R1)(Vref1−VFB)+Vref1, it can be seen that the larger the VFB is, the smaller the VD will be. Further, when the VD becomes smaller, the VD needed to turn on the NMOS gate voltage (shown in FIG. 3) will become smaller, as shown in FIG. 7; consequently, the NMOS Ron resistor will be large. This particular feature makes it possible when the Vout approaches the desired high voltage that the output ripple becomes smaller because the increase in the amount of voltage gets smaller each time; therefore, a high voltage of high quality can be obtained.
- As shown in FIG. 6, the
modulation circuit 32 includes an NMOS device, a PMOS device, a comparator, and a logic device. When the CLK is high, the output of point O is equivalent to the ground, whereas when the CLK is low, the output of point O is equal to VD. - In sum, the
power converter 3 of the invention has a feature of standby mode because when it works, it does not have to coordinate with the triangle wave generator. In addition, when thepower converter 3 of the invention is turned on, the output of point O of theamplitude control circuit 311 will change from 0 to Vd; therefore, it has the feature of low standby current. - Also, the specific embodiment described in the description of the preferred embodiments is only intended to illustrate the technical contents of the invention; it does not, however, to limit the invention to the specific embodiment described. Accordingly, various modifications and changes can be made without departing from the spirit and scope of the invention as set forth in the appended claims.
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/133,300 US6642695B1 (en) | 2002-04-26 | 2002-04-26 | Voltage mode boost converter using a period-fixed amplitude-modulated pulse control signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/133,300 US6642695B1 (en) | 2002-04-26 | 2002-04-26 | Voltage mode boost converter using a period-fixed amplitude-modulated pulse control signal |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030201757A1 true US20030201757A1 (en) | 2003-10-30 |
US6642695B1 US6642695B1 (en) | 2003-11-04 |
Family
ID=29248964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/133,300 Expired - Lifetime US6642695B1 (en) | 2002-04-26 | 2002-04-26 | Voltage mode boost converter using a period-fixed amplitude-modulated pulse control signal |
Country Status (1)
Country | Link |
---|---|
US (1) | US6642695B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100265002A1 (en) * | 2009-04-17 | 2010-10-21 | Liang-Ming Yu | Method of modulating a common signal of liquid crystal display |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7342386B2 (en) * | 2006-05-10 | 2008-03-11 | Astec International Limited | Multiphase power converter having balanced currents |
US9582016B2 (en) * | 2015-02-05 | 2017-02-28 | Silicon Laboratories Inc. | Boost converter with capacitive boost stages |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4837495A (en) * | 1987-10-13 | 1989-06-06 | Astec U.S.A. (Hk) Limited | Current mode converter with controlled slope compensation |
US5146398A (en) * | 1991-08-20 | 1992-09-08 | Led Corporation N.V. | Power factor correction device provided with a frequency and amplitude modulated boost converter |
-
2002
- 2002-04-26 US US10/133,300 patent/US6642695B1/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100265002A1 (en) * | 2009-04-17 | 2010-10-21 | Liang-Ming Yu | Method of modulating a common signal of liquid crystal display |
Also Published As
Publication number | Publication date |
---|---|
US6642695B1 (en) | 2003-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10075073B2 (en) | DC/DC converter and switching power supply having overcurrent protection | |
US8044642B2 (en) | Power supply device capable of stably supplying output voltage with increased responsiveness | |
JP4751105B2 (en) | Power supply device control circuit, power supply device using the same, and electronic equipment | |
US6977488B1 (en) | DC-DC converter | |
US8441231B2 (en) | Bidirectional hysteretic power converter | |
US7145317B1 (en) | Constant frequency duty cycle independent synthetic ripple regulator | |
JP4440869B2 (en) | DC-DC converter, control circuit for DC-DC converter, and control method for DC-DC converter | |
US20110101946A1 (en) | Voltage converters | |
US7453287B2 (en) | Switching power-supply circuit and semiconductor integrated circuit | |
US7304463B2 (en) | DC-DC converter | |
JPH06311736A (en) | Dc/dc converter | |
US9417642B2 (en) | Bootstrap DC-DC converter | |
US5914591A (en) | Switching power supply | |
CN108512538B (en) | Power converter and control circuit and control method thereof | |
JPH0956150A (en) | Switching power supply | |
US20070236199A1 (en) | Step-up DC/DC converter and electronic appliance therewith | |
US11532979B2 (en) | Dual supply low-side gate driver | |
JP2004096816A (en) | Multi-output dc-dc converter | |
JPH1042553A (en) | Power supply device | |
US6642695B1 (en) | Voltage mode boost converter using a period-fixed amplitude-modulated pulse control signal | |
US20220407409A1 (en) | Control circuit and power supply circuit of dc/dc converter, and electronic equipment | |
US12003180B2 (en) | Power supply for driving synchronous rectification elements of SEPIC converter | |
US20130257400A1 (en) | Current control for dc-dc converter | |
US11569743B2 (en) | DC-DC converter with pulse modulation control circuit | |
JP2002223562A (en) | Dc-to-dc converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FARADAY TECHNOLOGY CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUANG, JIA JIO;REEL/FRAME:012840/0772 Effective date: 20020415 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REFU | Refund |
Free format text: REFUND - SURCHARGE, PETITION TO ACCEPT PYMT AFTER EXP, UNINTENTIONAL (ORIGINAL EVENT CODE: R2551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |