US20030147295A1 - Dynamic memory refresh circuitry - Google Patents
Dynamic memory refresh circuitry Download PDFInfo
- Publication number
- US20030147295A1 US20030147295A1 US10/068,789 US6878902A US2003147295A1 US 20030147295 A1 US20030147295 A1 US 20030147295A1 US 6878902 A US6878902 A US 6878902A US 2003147295 A1 US2003147295 A1 US 2003147295A1
- Authority
- US
- United States
- Prior art keywords
- refresh
- cells
- array
- cycle
- during
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 52
- 230000014759 maintenance of location Effects 0.000 claims abstract description 44
- 230000004044 response Effects 0.000 claims abstract description 10
- 230000004048 modification Effects 0.000 claims abstract description 9
- 238000012986 modification Methods 0.000 claims abstract description 9
- 238000010586 diagram Methods 0.000 description 11
- 238000000034 method Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 8
- 238000012360 testing method Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 230000002950 deficient Effects 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
Description
- This invention relates to dynamic memories and more particularly to refresh circuitry used in such memories.
- As is known in the art, dynamic memories, such as Dynamic Random Access Memories (DRAMs) for example, require that the data stored therein be refreshed from time to time. In the case of a DRAM, an array of memory cells is provided on an integrated circuit chip. A typical memory cells includes a transistor coupled to a storage element, typically a capacitor. Each cell stores a bit (i.e., a
logic 1 or a logic 0) of the data. The cells are arranged in a matrix of addressable rows and columns, with each row corresponding to a multi-bit word of data. The bit of data in each cell is stored on the capacitor as a charge, or lack thereof. This data must be refreshed because the charge of the capacitor leaks therefrom over time, i.e., over the charge, or data retention time of the cell. In order to prevent the loss of data, the data stored in the cell must be refreshed before the end of the data retention time. It follows then that the faster the charge leaks from the cell, the higher the data refresh rate required for the cell. - Generally, the power consumption used during a data refresh cycle is relatively high. Thus, it is descried to have cells with high data retention times.
- One technique used to determine the data refresh rate for a memory array is to use an external (i.e., off-chip) tester. The tester measures the data retention time of each of the memory cells in the array. A minimum data retention time is thus determined by the “weakest” of all the memory cells (i.e., the cell with the shortest data retention time). If this data retention time is below a specified value, these “weak” cells cannot be used and may, be replaced with redundancy cells, if they are available. Otherwise, the chip must be discarded thereby reducing yield and increasing product cost.
- One typical DRAM is shown in FIG. 1. Thus, in this example, the memory array includes four banks of memory cells refreshed by a refresh circuit. The refresh circuit includes a counter for supplying row addresses to the memory cells in response to refresh commands supplied externally of the chip. Thus, the DRAM includes an internal, i.e., on-chip, refresh counter which supplies the row address of the word line that is to be refreshed with the next external refresh command. The counter either starts from an arbitrary row address or is preset to some initial value. After the counter reaches its maximum value, it wraps around and restarts with its minimum value. The counter value is incremented wit=h each external refresh command.
- Another refresh system is described in U. S. Pat. No. 5,857,143 entitled “Dynamic Memory Device With Refresh Circuit and Refresh Method”, inventor Ben-Zvi, issued Feb. 23, 1999. Here, the memory array can be refreshed partially to reduce energy consumption. Still another refresh circuit is described in U. S. Pat. No. 5,331,601 entitled “DRAM Variable Row Select” inventor Parris, issued Jul. 19, 1994. Here a memory device alters the input refresh addresses to fewer memory cells to save power, or to address more memory cells to decrease refresh time.
- In accordance with the present invention, a refresh circuit is provided for refreshing data stored in an array of dynamic memory cells is provided. The circuit includes an integrated circuit chip. The chip has the array of memory cells formed thereon. The circuit also includes a refresh rate analysis circuit for determining data retention times in each one of the memory cells and from such determination refresh address modification signals. Also provided is a refresh address generator formed on the chip and fed by refresh command signals generated externally of the chip and by the address modification signals. The refresh address generator supplies an internal refresh command signal along with refresh addresses to the array of memory cells. The cells have data stored therein in response to the internal refresh command signals, such refreshed cells being addressed by the refresh addresses.
- With such an arrangement, power consumption and/or yield may be increased.
- In one embodiment, the refresh rate analysis circuit is formed on the chip.
- In accordance with one embodiment, the refresh rate analysis circuit determines cells in the array having data retention times less than a predetermined value. The refresh address generator generates the internal refresh commands at a first rate for the memory cells having retention times greater than such predetermined value and the internal refresh commands at a second lower rate for cells having retention times greater that such predetermined value.
- In one embodiment, the refresh rate analysis circuit determines cells in the array having data retention times less than a predetermined value. The refresh address generator generates internal refresh commands and refresh addresses during a first cycle and a during a subsequent second cycle. During the first cycle the memory cells in the array are supplied the internal refresh commands and wherein during the second cycle only a fractional portion of the cells in such array are supplied the internal refresh commands.
- With such embodiment, power is saved since during the second cycle cells with higher data retention times are not refreshed.
- In one embodiment, the refresh rate analysis circuit determines cells in the array having data retention times less than a predetermined value. The refresh address generator generates internal refresh commands during a first cycle and a during a subsequent second cycle. During the first cycle the memory cells in the array are supplied internal refresh commands and wherein during the second cycle the same one of the cells in such array is supplied a plurality of refresh commands.
- With such embodiment, the first and second cycles are initiated in response to each externally generated refresh command. Yet, yield is improved because cells having data retention times less than the time external refresh commands are supplied are able to be retained and not discarded because they are refreshed more than once during the second refresh cycle.
- In one embodiment, the refresh rate analysis circuit determines cells in the array having data retention times less than a predetermined value. The refresh address generator generates internal refresh commands during a first cycle and a during a subsequent second cycle. During each one of the first and second cycles the refresh address generators generates a plurality of the internal refresh commands. During the first cycle the memory cells in the array are each supplied a corresponding one of the plurality of internal refresh commands. During the second cycle one of the cells in such array is supplied a more than one of the plurality of the internal refresh commands and another one of the cells is inhibited from being supplied at least one of the plurality of the internal refresh commands.
- The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
- FIG. 1A is a schematic block diagram of a DRAM having refresh circuitry according to the PRIOR ART;
- FIG. 1B is a timing diagram for a DRAM having refresh circuitry according to the PRIOR ART;
- FIG. 2 is a schematic block diagram of, and timing diagram for, a DRAM having refresh circuitry according to the invention;
- FIG. 3 is a flow diagram of a program stored in a refresh analysis circuit used in the refresh circuit of FIG. 2;
- FIG. 4 is a block diagram of, as timing diagram for, a variable refresh rate circuit used in the refresh circuit of FIG. 2 according to one embodiment to reduce power; and
- FIG. 5 is a block diagram of, as timing diagram for, a variable refresh rate circuit used in the refresh circuit of FIG. 2 according to another embodiment to improve yield.
- Like reference symbols in the various drawings indicate like elements.
- Referring now to FIG. 2, a simplified, schematic block diagram of, and timing diagram for, a dynamic memory, here a
DRAM 10 having refresh circuitry 12 are shown. The refresh circuit 12 is provided for refreshing data stored in anarray 14 ofdynamic memory cells 16. TheDRAM 10 is formed on anintegrated circuit chip 18. Thechip 16 has thearray 14 ofmemory cells 16 formed thereon. Here, thearray 14 is arranged in four banks of cells 16 (here,Bank 0,Bank 1,Bank 2 and Bank 3). Thecells 16 are arranged in rows and columns. The columns are so-called bit lines and the rows are so-called word lines. - The refresh circuitry12 also includes a refresh
rate analysis circuit 20 for determining data retention times in each one of the memory cells and from such determination refresh address modification signals. Also provided is arefresh address generator 22 formed on the chip and fed by refresh command signals generated externally of thechip 18 and by the address modification signals produced by therefresh analysis circuit 20 in a manner to be described. Therefresh address generator 22 supplies an internal refresh command along with refresh addresses to thearray 14 ofmemory cells 16. Thecells 16 have data stored therein refreshed in response to the internal refresh command, such cells being refreshed being addressed by the refresh address supplied by thevariable refresh circuit 22. Here the refreshrate analysis circuit 20 is formed on thechip 18. - The refresh
rate analysis circuit 20 determinescells 16 in thearray 14 having data retention times less than a predetermined value. The process for making such determination will be described in more detail below in connection with FIG. 3. Suffice it to say here, however, that therefresh address generator 22 shown and to be described in more detail in connection with FIG. 4 generates the internal refresh commands forarray 14 at a first rate for thememory cells 16 having retention times greater than such predetermined value and refresh addresses at a second lower rate forcells 16 having retention times greater that such predetermined value. Withsuch circuit 22′, power is saved since during the second cycle cells with higher data retention times are not refreshed. In therefresh address generator 22′ shown and to be described in more detail in connection with FIG. 5, therefresh address generator 22′ generates internal refresh commands forarray 14 during a first cycle and a during a subsequent second cycle. During the first cycle thememory cells 16 in thearray 14 are supplied the internal refresh commands and wherein during the second cycle the same one of thecells 16 insuch array 14 is supplied a plurality of the internal refresh commands. Withcircuit 22′ the first and second cycles are initiated in response to each externally generated refresh command. Yet, yield is improved because cells having data retention times less than the time external refresh commands are supplied are able to be retained and not discarded because they are refreshed more than once during the second refresh cycle. - More particularly, referring again to FIGS. 2 and 3, the
refresh analysis circuit 20 determines the minimum charge retention time of thecells 16 within each one of the fourarray 14 banks or regions. It should be noted that each of the four regions can be independently refreshed. The minimum size of a region is one word line, the maximum size would be the entire array. The sizes of the regions do not have to be constant within a chip. The minimum retention time of these regions will follow a statistical distribution; i.e., they will differ from region to region. After repair of any defective cells with suitable redundant cells, therefresh analysis circuit 20 begins the process shown in FIG. 3. - Thus, at
Step 302, an initial retention time At is assumed. This initial, predetermined, retention time At may be obtained from testing a previous chip (Is that correct ??). InStep 304, therefresh analysis circuit 20 then writes a data pattern to the first region, via a DRAM Commands & Addresses BUS 30. InStep 306, therefresh analysis circuit 20 waits for the time period Δt. InStep 308, after such period At, therefresh analysis circuit 20 reads the data in thememory cells 16 of such region and compares the read data with the reference pattern. InStep 310, if no errors are found in the read data, the delay is increased by a certain a priori determined time increment δ (dependent on the desired resolution of the circuit 20) and the test is repeated (Steps Step 310. This means that the predetermined retention time Δt exceeds the minimum retention time of the region. - The process then proceeds to Step312 where the predetermined, retention time Δt is reduced by (δ−β) to guarantee a safety margin. This value is stored (Step 314) and the next region is tested (Step 314). The process continues until all regions, here all four regions have been tested. At the end of the test, there are stored in the
circuit 20 here four minimum retention times, one for each one of the array regions. Thus, a table is generated relating memory region, which as noted above may be only one row address, and minimum retention time for such region. As will be described in more detail below, this table may be used to save power or improve yield. In the former case, the number of cells in the array being refreshed may be reduced during power saving cycles (i.e., no refresh for the cells in a region having cells with a relatively high retention time), which are interleaved with normal refresh cycles where cells in all the region are refreshed. This case is described in more detail in connection with thecircuit 22 shown in FIG. 4. In the latter case the cells in the same region (i.e., the region having cells with relatively short retention times) may be refreshed more than once, albeit at the loss of a refresh in cells in another region (i.e., a region having cells with higher retention times). This case is described in more detail in connection with thecircuit 22′ shown in FIG. 5. - Thus, in summary to this point, the refresh circuit20 (FIG. 2) supplies the row address of the word line in the
array 16 that is to be refreshed next with external command. It has the ability to modify the incoming refresh command, e.g. suppress a refresh command, in response to signals supplied from the table in therefresh analysis circuit 20. The sequence of refresh addresses supplied by therefresh circuit 22 to the memory array regions is not preset for all DRAMs of the same kind but is here programmed individually for each DRAM being manufactured by the refresh analysis circuit 29. By modifying the sequence of the refresh addresses and by modifying the refresh command, thecircuit 10 is able to reduce the power consumption caused by refresh and/or increase the production yield. The individual refresh program can be supplied externally, e.g. from a memory tester or calculated internally (i.e., on-chip) by the on chiprefresh analysis circuit 20. Thiscircuit 10 writes and read data to and from thememory array 14. Modifying the delay between write and read allows thecircuit 22 to analyze the refresh requirements as outlined above in connection with FIG. 2. - Thus, the refresh
rate analysis circuit 20 determinescells 16 in thearray 14 having data retention times less than a predetermined value. Therefresh address generator 22 generates internal refresh commands during a first cycle, here periodic “normal refresh cycles” and a during a subsequent second cycle, here “power saving cycles” interleaved with the “normal refresh cycles”. During each one of the first and second cycles the refresh address generators generate a plurality of the internal refresh commands, shown in FIG. 2. During the first cycle (i.e., a “normal refresh cycle”) thememory cells 14 in the array 16 (here the memory cells in each of the four regions) are each supplied a corresponding one of the plurality of the internal refresh commands. During the second cycle (i.e., a “power saving cycle”) only one of the cells (here the cells in only one of the four regions) in such array is supplied a more than one of the plurality of the internal refresh commands and another one of the cells is inhibited (here the other three of the four regions) from being supplied at least one of the plurality of the internal refresh commands. - In the example shown in FIG. 4, the analysis circuit20 (FIG. 2) determined that only the cells in
region 1 need be refreshed at twice the normal refresh rate. Thus, the addresses inregion 1 are stored in anaddress list 40 ofrefresh circuit 22. As external refresh commands are supplied to thecircuit 22 from off-chip, they are counted bycounter 42.Counter 42 supplies incremented region addresses (i.e., addresses toregion 0, followed by address toregion 1, followed by addresses toregion 3, followed by addresses to region 3) and is then reset to zero to repeat the external command counting process and also the logic state of an overflow bit of thecounter 42 toggles between alogic 0 and alogic 1. Thus, when the overflow bit is alogic 0 thecircuit 22 is in the “normal refresh cycle” and when the overflow bit is alogic 1 thecircuit 22 is in the “power saving cycle”. If thecircuit 22 is in the “normal refresh cycle”, the output of ANDgate 46 is alogic 0 regardless of the output of thecomparison circuit 44 and the output ofinverter 48 is alogic 1. Thus, theOR gate 50 produces alogic 1 during the “normal refresh cycles” enabling the external commands to pass through ANDgate 52 as internal refresh commands to all four regions of the array. During the next cycle of four external refresh commands, the overflow bit changes to alogic 1 and the circuit is in the “power saving cycle”. The output ofinverter 48 will be alogic 0 during this “power saving cycle”. The output of ANDgate 46 will also be alogic 0 until the counter increments to a region having an address matched to that stored in theaddress list 40. Thus, here in this example, the ANDgate 46 produces alogic 1 during the “power saving cycle” only when the region address produced by the counter isregion 1. Whenregion 1 is addressed, the ANDgate 40, ORgate 50 and ANDgate 52 produce alogic 1 enabling an external command to pass as the internal refresh command to the array to enable refreshing of the cells inregion 1. Thus, during the “power saving cycle” in this example, only the cells inregion 1 are refreshed. - Thus, in summary, the
refresh counter 42 supplies the refresh addresses with each external refresh command. After the maximum refresh address is reached, thecounter 42 overflows into one or more overflow bits, here in this example, one bit. In other words, the bit length of the counter is extended by one or more bits. The value of the overflow bits control if the refresh command is passed directly to the memory array or if it is filtered by a chip specific program. For example, a list of “weak” refresh addresses is stored in theaddress list 40. Those addresses require the maximum refresh command executions, since the corresponding memory cells have a high leakage (weak cells). The rest of the refresh addresses can be refreshed at a lower rate (i.e., during the “power saving cycles”) than the rate of the external refresh commands. - In an overflow state, the variable refresh circuit would filter out all refresh commands unless the weak refresh address list indicates that the refresh address generated by the refresh counter needs to be refreshed at the maximum rate. As a result, less refresh commands are executed compared to the prior art, leading to a significant power saving. FIG. 4 shows an example, assuming a single overflow bit and refresh
region 1 addresses being weak addresses. - In the example shown in FIG. 5, the
analysis circuit 20′ (FIG. 2) again determined that the cells inregion 3 need be refreshed only every other refresh cycle while the cells inregion 3 need to be refreshed at twice the refresh rate. Thus, the cells in the addresses inregion 3 are mapped to and stored inaddress map 40′ ofrefresh circuit 22′. That is, whenever the addresses for the cells inregion 3 are produced by thecounter 42′ they are converted, or mapped, to addresses for the cells inregion 1 while the other addresses remain unchanged, in this example. Thus, in this example, as thecounter 42′; counts the external refresh commands, thecounter 42′ produces, sequentially, the addresses for the cells inregion 0, thenregion 1, thenregion 2, thenregion 3 and againregion 0 to repeat the process. However, in response top this sequence of address produced by counter 42′, the addresses produced by theaddress map 40′; areregion 0, thenregion 1 thenregion 2, thenregion 1 again, and thenregion 0 to repeat the process. Thus, during each refresh cycle, whether a “normal refresh cycle” or a “stealing refresh cycle”, the address for the cells inregion 1 are repeated while the addresses for the cells inregion 3 are inhibited (i.e., stolen from region 3) and replaced by the addresses inregion 1. - In operation, as external refresh commands are supplied to the
circuit 22′ from off-chip, they are counted by counter 42′.Counter 42′ supplies incremented region addresses (i.e., addresses toregion 0, followed by address toregion 1, followed by addresses toregion 3, followed by addresses to region 3) and is then reset to zero to repeat the external command counting process and also the logic state of an overflow bit of thecounter 42′ toggles between alogic 0 and alogic 1. Thus, when the overflow bit is alogic 0 thecircuit 22′ is in the “normal refresh cycle” and when the overflow bit is alogic 1 thecircuit 22′ is in the “stealing cycle”. Thecircuit 22′ includes amultiplexer 50 fed at input A thereof by the refresh address provided by thecounter 42, and at input B thereof modified refresh addresses provided by theaddress map 40′. If thecircuit 22′ is in the “normal refresh cycle”, thelogic 0 overflow bit is fed to themultiplexer 50. In response tosuch logic 0 bit, (i.e., during the “normal refresh cycle”) multiplexer 50 couples the refresh addresses sequentially through themultiplexer 50 to the array. Thus, during the “normal refresh cycles” the cells in the four regions are sequentially refreshed. - In summary, with regard to the circuit shown in FIG. 5, the chip specific program (FIG. 3) indicates if a refresh address supplied by the refresh counter should be replaced by a different refresh address. A “weak” refresh address “steals” refresh commands from a “strong” refresh address. Similar to FIG. 4, the stealing is not in effect for every cycle to guarantee that the strong addresses are refreshed too. The ratio of normal refresh operation cycles versus stealing cycles is again controlled by the overflow bit or bits of the
refresh counter 42′. FIG. 5 shows an example with a single overflow bit, resulting in 50% normal cycles and 50% stealing cycles. During the stealing cycle, the weak addresses forregion 1 steals a refresh command from the strong address forregion 3. As a result, addresses forregion 1 get refreshing which is 50% higher than in the prior art and addresses inregion 3 get 50% less. This enables sale of a memory device with weak addresses without violating the external refresh requirements (i.e., resulting in yield improvement and lower cost—one would have to discard this chip as defective otherwise). - In FIG. 4 as well as in FIG. 5, the stored refresh addresses can cover the full bit width of a refresh address. However, also a subset (i.e., one of a plurality of regions thereof) is possible. On one hand, this reduces the granularity at which “weak” addresses can be specified, but on the other hand it beneficially reduces the storage requirements
- A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.
Claims (6)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/068,789 US6603694B1 (en) | 2002-02-05 | 2002-02-05 | Dynamic memory refresh circuitry |
DE10304673A DE10304673B4 (en) | 2002-02-05 | 2003-02-05 | Refresh circuit for dynamic memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/068,789 US6603694B1 (en) | 2002-02-05 | 2002-02-05 | Dynamic memory refresh circuitry |
Publications (2)
Publication Number | Publication Date |
---|---|
US6603694B1 US6603694B1 (en) | 2003-08-05 |
US20030147295A1 true US20030147295A1 (en) | 2003-08-07 |
Family
ID=27622755
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/068,789 Expired - Lifetime US6603694B1 (en) | 2002-02-05 | 2002-02-05 | Dynamic memory refresh circuitry |
Country Status (2)
Country | Link |
---|---|
US (1) | US6603694B1 (en) |
DE (1) | DE10304673B4 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060146630A1 (en) * | 2005-01-05 | 2006-07-06 | Samsung Electronics Co., Ltd. | Non volatile semiconductor memory device having a multi-bit cell array |
US20070033339A1 (en) * | 2005-08-04 | 2007-02-08 | Best Scott C | Memory with refresh cycle donation to accommodate low-retention storage rows |
US20070033338A1 (en) * | 2005-08-04 | 2007-02-08 | Tsern Ely K | Memory with address-differentiated refresh rate to accommodate low-retention storage rows |
US20070030746A1 (en) * | 2005-08-04 | 2007-02-08 | Best Scott C | Memory device testing to support address-differentiated refresh rates |
US20080235555A1 (en) * | 2007-03-20 | 2008-09-25 | International Business Machines Corporation | Method, apparatus, and system for retention-time control and error management in a cache system comprising dynamic storage |
US20090147606A1 (en) * | 2007-12-05 | 2009-06-11 | Qimonda North America Corporation | Memory refresh method and apparatus |
US20100271896A1 (en) * | 2008-06-18 | 2010-10-28 | Micron Technology, Inc. | Memory malfunction prediction system and method |
KR101879442B1 (en) * | 2011-05-25 | 2018-07-18 | 삼성전자주식회사 | Method of refreshing a volatile memory device, refresh address generator and volatile memory device |
US10691393B2 (en) * | 2017-01-03 | 2020-06-23 | Boe Technology Group Co., Ltd. | Processing circuit of display panel, display method and display device |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5257233A (en) * | 1990-10-31 | 1993-10-26 | Micron Technology, Inc. | Low power memory module using restricted RAM activation |
DE10214102B4 (en) * | 2002-03-28 | 2007-08-09 | Infineon Technologies Ag | Digital limitation of the selfrefresh frequency for temperature-dependent selfrefresh oscillators |
DE602004018646D1 (en) * | 2003-01-29 | 2009-02-05 | St Microelectronics Sa | A method of refreshing a DRAM and associated DRAM device, in particular incorporated in a cellular mobile telephone |
US6862238B1 (en) | 2003-09-25 | 2005-03-01 | Infineon Technologies Ag | Memory system with reduced refresh current |
US7146456B2 (en) * | 2003-09-29 | 2006-12-05 | Infineon Technologies North America Corp. | Memory device with a flexible reduced density option |
US7042785B2 (en) * | 2003-12-19 | 2006-05-09 | Infineon Technologies, Ag | Method and apparatus for controlling refresh cycles of a plural cycle refresh scheme in a dynamic memory |
JP4322694B2 (en) * | 2004-02-04 | 2009-09-02 | エルピーダメモリ株式会社 | Semiconductor memory device and semiconductor memory device refresh method |
US7099221B2 (en) | 2004-05-06 | 2006-08-29 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
US7340668B2 (en) * | 2004-06-25 | 2008-03-04 | Micron Technology, Inc. | Low power cost-effective ECC memory system and method |
US7116602B2 (en) * | 2004-07-15 | 2006-10-03 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US6965537B1 (en) | 2004-08-31 | 2005-11-15 | Micron Technology, Inc. | Memory system and method using ECC to achieve low power refresh |
US7158434B2 (en) * | 2005-04-29 | 2007-01-02 | Infineon Technologies, Ag | Self-refresh circuit with optimized power consumption |
US20080016272A1 (en) * | 2006-07-03 | 2008-01-17 | Stmicroelectronics Sa | Method of refreshing dynamic random access memory, in particular in standby mode and in active operating mode, and corresponding dynamic random access memory device, for example incorporated into a cellular mobile telephone |
FR2903219A1 (en) * | 2006-07-03 | 2008-01-04 | St Microelectronics Sa | METHOD FOR REFRESHING A DYNAMIC RANDOM MEMORY AND DYNAMIC CORRESPONDING LIVE MEMORY DEVICE, PARTICULARLY INCORPORATED IN A CELLULAR MOBILE TELEPHONE |
US20080080284A1 (en) * | 2006-09-15 | 2008-04-03 | Peter Mayer | Method and apparatus for refreshing memory cells of a memory |
US7894289B2 (en) * | 2006-10-11 | 2011-02-22 | Micron Technology, Inc. | Memory system and method using partial ECC to achieve low power refresh and fast access to data |
US7900120B2 (en) | 2006-10-18 | 2011-03-01 | Micron Technology, Inc. | Memory system and method using ECC with flag bit to identify modified data |
US7808849B2 (en) * | 2008-07-08 | 2010-10-05 | Nvidia Corporation | Read leveling of memory units designed to receive access requests in a sequential chained topology |
US7796465B2 (en) * | 2008-07-09 | 2010-09-14 | Nvidia Corporation | Write leveling of memory units designed to receive access requests in a sequential chained topology |
US8461884B2 (en) * | 2008-08-12 | 2013-06-11 | Nvidia Corporation | Programmable delay circuit providing for a wide span of delays |
US7990795B2 (en) * | 2009-02-19 | 2011-08-02 | Freescale Semiconductor, Inc. | Dynamic random access memory (DRAM) refresh |
US8711647B2 (en) * | 2011-05-09 | 2014-04-29 | Inphi Corporation | DRAM refresh method and system |
US9570146B1 (en) * | 2013-02-27 | 2017-02-14 | Rambus Inc. | Alternate access to DRAM data using cycle stealing |
KR20140113191A (en) * | 2013-03-15 | 2014-09-24 | 삼성전자주식회사 | Semiconductor memory device and refresh method thereof |
US10319460B2 (en) * | 2013-08-14 | 2019-06-11 | Infineon Technologies Ag | Systems and methods utilizing a flexible read reference for a dynamic read window |
US9263158B2 (en) * | 2013-08-16 | 2016-02-16 | Seagate Technology Llc | Determining data retention time in a solid-state non-volatile memory |
US9543044B2 (en) * | 2013-11-07 | 2017-01-10 | Stmicroelectronics International N.V. | System and method for improving memory performance and identifying weak bits |
US9349431B1 (en) * | 2015-03-17 | 2016-05-24 | Qualcomm Incorporated | Systems and methods to refresh storage elements |
KR102432701B1 (en) * | 2015-11-18 | 2022-08-16 | 에스케이하이닉스 주식회사 | Circuit for controlling refresh active and memory device including same |
KR20180042488A (en) * | 2016-10-17 | 2018-04-26 | 에스케이하이닉스 주식회사 | Memory device |
DE102021207115A1 (en) | 2021-07-07 | 2023-01-12 | Robert Bosch Gesellschaft mit beschränkter Haftung | Method and device for operating a memory device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5331601A (en) | 1993-02-04 | 1994-07-19 | United Memories, Inc. | DRAM variable row select |
IL121044A (en) | 1996-07-15 | 2000-09-28 | Motorola Inc | Dynamic memory device |
JP4246812B2 (en) * | 1997-06-12 | 2009-04-02 | パナソニック株式会社 | Semiconductor circuit and control method thereof |
JP4651766B2 (en) * | 1999-12-21 | 2011-03-16 | 富士通セミコンダクター株式会社 | Semiconductor memory device |
-
2002
- 2002-02-05 US US10/068,789 patent/US6603694B1/en not_active Expired - Lifetime
-
2003
- 2003-02-05 DE DE10304673A patent/DE10304673B4/en not_active Expired - Fee Related
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7269085B2 (en) * | 2005-01-05 | 2007-09-11 | Samsung Electronics Co., Ltd. | Non volatile semiconductor memory device having a multi-bit cell array |
US20060146630A1 (en) * | 2005-01-05 | 2006-07-06 | Samsung Electronics Co., Ltd. | Non volatile semiconductor memory device having a multi-bit cell array |
US7734866B2 (en) * | 2005-08-04 | 2010-06-08 | Rambus Inc. | Memory with address-differentiated refresh rate to accommodate low-retention storage rows |
US8756368B2 (en) | 2005-08-04 | 2014-06-17 | Rambus Inc. | Memory controller with refresh logic to accommodate low-retention storage rows in a memory device |
US20070033338A1 (en) * | 2005-08-04 | 2007-02-08 | Tsern Ely K | Memory with address-differentiated refresh rate to accommodate low-retention storage rows |
US9390782B2 (en) | 2005-08-04 | 2016-07-12 | Rambus Inc. | Memory with refresh logic to accommodate low-retention storage rows |
US7444577B2 (en) | 2005-08-04 | 2008-10-28 | Rambus Inc. | Memory device testing to support address-differentiated refresh rates |
US20070030746A1 (en) * | 2005-08-04 | 2007-02-08 | Best Scott C | Memory device testing to support address-differentiated refresh rates |
US20070033339A1 (en) * | 2005-08-04 | 2007-02-08 | Best Scott C | Memory with refresh cycle donation to accommodate low-retention storage rows |
US20090282189A1 (en) * | 2005-08-04 | 2009-11-12 | Best Scott C | Memory controller with refresh logic to accomodate low-retention storage rows in a memory device |
US7565479B2 (en) * | 2005-08-04 | 2009-07-21 | Rambus Inc. | Memory with refresh cycle donation to accommodate low-retention-storage rows |
US7483325B2 (en) | 2007-03-20 | 2009-01-27 | International Business Machines Corporation | Retention-time control and error management in a cache system comprising dynamic storage |
US20080235555A1 (en) * | 2007-03-20 | 2008-09-25 | International Business Machines Corporation | Method, apparatus, and system for retention-time control and error management in a cache system comprising dynamic storage |
US7551505B1 (en) | 2007-12-05 | 2009-06-23 | Qimonda North America Corp. | Memory refresh method and apparatus |
US20090147606A1 (en) * | 2007-12-05 | 2009-06-11 | Qimonda North America Corporation | Memory refresh method and apparatus |
US20100271896A1 (en) * | 2008-06-18 | 2010-10-28 | Micron Technology, Inc. | Memory malfunction prediction system and method |
US8023350B2 (en) * | 2008-06-18 | 2011-09-20 | Micron Technology, Inc. | Memory malfunction prediction system and method |
KR101879442B1 (en) * | 2011-05-25 | 2018-07-18 | 삼성전자주식회사 | Method of refreshing a volatile memory device, refresh address generator and volatile memory device |
US10691393B2 (en) * | 2017-01-03 | 2020-06-23 | Boe Technology Group Co., Ltd. | Processing circuit of display panel, display method and display device |
Also Published As
Publication number | Publication date |
---|---|
DE10304673B4 (en) | 2010-03-11 |
US6603694B1 (en) | 2003-08-05 |
DE10304673A1 (en) | 2003-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6603694B1 (en) | Dynamic memory refresh circuitry | |
US11315619B2 (en) | Apparatuses and methods for distributing row hammer refresh events across a memory device | |
US11222682B1 (en) | Apparatuses and methods for providing refresh addresses | |
US10566044B2 (en) | Method and apparatus for precharge and refresh control | |
US7349277B2 (en) | Method and system for reducing the peak current in refreshing dynamic random access memory devices | |
US8072827B2 (en) | Semiconductor storage device having redundancy area | |
US20060294443A1 (en) | On-chip address generation | |
DE602004002300T2 (en) | SELECTIVE BANK OPERATION | |
US5251178A (en) | Low-power integrated circuit memory | |
US6590815B2 (en) | Semiconductor memory device and method for its test | |
US11417385B1 (en) | Semiconductor memory apparatus | |
JP2003007054A (en) | Semiconductor memory | |
US6851017B2 (en) | Semiconductor memory | |
US20140269134A1 (en) | Memory device and method of controlling refresh operation in memory device | |
Ahn et al. | Adaptive self refresh scheme for battery operated high-density mobile DRAM applications | |
US20060209610A1 (en) | Semiconductor memory and method for analyzing failure of semiconductor memory | |
US6445637B2 (en) | Semiconductor memory device with a refresh function | |
KR102501651B1 (en) | Refresh control device | |
US7539911B2 (en) | Test mode for programming rate and precharge time for DRAM activate-precharge cycle | |
US6914851B1 (en) | Circuit element with timing control | |
EP0019150A1 (en) | Method of testing the operation of an internal refresh counter in a random access memory and circuit for the testing thereof | |
US6288957B1 (en) | Semiconductor memory device having test mode and method for testing semiconductor therewith | |
US6891404B2 (en) | Auto-adjustment of self-refresh frequency | |
US5027329A (en) | Addressing for large dynamic RAM | |
WO2024016426A1 (en) | Method and apparatus for testing memory chip, device, and storage medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FRANKOWSKY, GERD;LEHMANN, GUNTHER;REEL/FRAME:012907/0166;SIGNING DATES FROM 20020313 TO 20020326 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:013514/0059 Effective date: 20021114 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023796/0001 Effective date: 20060425 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
|
AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036827/0885 Effective date: 20150708 |
|
AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT 7105729 PREVIOUSLY RECORDED AT REEL: 036827 FRAME: 0885. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:043336/0694 Effective date: 20150708 |