US20030135794A1 - Method for apparatus for tracking errors in a memory system - Google Patents
Method for apparatus for tracking errors in a memory system Download PDFInfo
- Publication number
- US20030135794A1 US20030135794A1 US10/389,666 US38966603A US2003135794A1 US 20030135794 A1 US20030135794 A1 US 20030135794A1 US 38966603 A US38966603 A US 38966603A US 2003135794 A1 US2003135794 A1 US 2003135794A1
- Authority
- US
- United States
- Prior art keywords
- memory
- error
- tracking unit
- memory system
- error history
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C29/50016—Marginal testing, e.g. race, voltage or current testing of retention
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
- G11C29/56012—Timing aspects, clock generation, synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/88—Monitoring involving counting
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
Definitions
- the present invention relates to integrated circuit dynamic memories, and more specifically to methods of tracking errors in a memory system having detection and correction of errors in a memory.
- Systems containing digital electronic components are designed to function correctly over a variety of system parameters and conditions, such as voltage, temperature, etc.
- System parameters such as bias voltages are typically adjusted by open loop control methods through the use of sensors, such as temperature sensing diodes, and voltage sensors.
- sensors have been used to monitor conditions which initiate a sleep-mode or idle-mode operation. These methods prevent incorrect operation of or damage to many components, particularly memory devices.
- Many means have been developed to correct “hard” component failures and/or “soft” noise induced loss of data.
- EDAC Error Detection And Correction unit
- the EDAC reads the code word from the memory and recalculates the check bits based on the data portion of the code word. The recalculated check bits are then compared to the check bits in the code word. If there is a match, the data is correct. If there is a difference and the error is correctable, the EDAC provides the correct data and check bits as an output. If there is a difference and the error is uncorrectable, the EDAC reports the occurrence of a catastrophic failure.
- EDAC error correction code
- circuits A variety of EDAC techniques and circuits are available, as are a variety of methods for generating code words and performing bit checks. Some methods are discussed in U.S. Pat. No. 5,598,422, by Longwell, et al., entitled “Digital computer having an error correction code (ECC) system with comparator integrated into re-encoder,” and in Error-Correction Codes, by W. W. Peterson, 2d edition, MIT Press (1972). The information from the EDAC unit is typically used as it is generated. Information such as the address of data that has been corrupted, or the location of failed bits in data are not retained after an EDAC has returned correct data.
- ECC error correction code
- FIG. 1 illustrates in block diagram form a memory system having an error detection and correction unit (EDAC)units and a tracking unit according to one embodiment of the present invention
- FIG. 2 illustrates in flow diagram form a method for tracking errors in a memory system having an EDAC unit according to one embodiment of the present invention.
- assert and “negate” are used when referring to the rendering of a signal, signal flag, status bit, or similar apparatus into its logically true or logically false state, respectively.
- a “zero” value is a low potential value
- a “one” is a high potential value.
- the present invention extends the operating environment in which a memory can reliably store data by providing a means for tracking errors detected by an EDAC within or other error detection and/or correction unit.
- This information may be employed advantageously to control the operating characteristics of other modules within the memory system.
- This allows the reuse of DRAM error information to adjust various operating parameters of the DRAM, such as access latency, the refresh cycle parameters, the scrub parameters, the voltage bias of the memory cells, and the like.
- the present invention uses the DRAM error information to initiate sensing and measurement of other system parameters, such as temperature and supply voltage.
- the present invention provides a method of using the DRAM error information to adjust the memory configuration through means such as avoiding a defective memory location, and activating redundancy (e.g., redundant rows, columns, code words, or bits).
- the present invention effectively uses information from the EDAC, such as the address of data that has been corrupted, or the location of failed bits in data, for closed-loop control of system parameters to reduce the risk of catastrophic or non-recoverable system failure.
- an error detection and tracking circuit in a memory system having a dynamic memory for storing a plurality of words, each comprising a plurality of bits, an error detection and tracking circuit includes an error detection circuit and a tracking unit.
- the error detection circuit is connected to the memory to detect an error in a bit of a word accessed in the memory.
- the tracking unit is connected to the error detection circuit to maintain an error history comprising a record of each of said detected errors.
- an error detection and tracking circuit for use in a memory system having a dynamic memory for storing a plurality of words, each comprising a plurality of bits, the circuit includes an error detection circuit connected to the memory to detect an error in a bit of a word accessed in the memory; and a tracking unit connected to the error detection circuit to maintain an error history comprising a record of each of said detected errors.
- a method for tracking errors in a memory system having a dynamic memory for storing a plurality of words, each comprising a plurality of bits includes the steps of detecting an error in a bit of a word accessed in the memory; and maintaining an error history comprising a record of each of said detected errors.
- FIG. 1 Shown in FIG. 1, in block diagram form, is a memory system 10 constructed according to the preferred embodiment of our invention to reliably support a data processing system (not illustrated).
- the memory system 10 is generally comprised of a memory controller 12 , an EDAC 14 , and a DRAM 16 .
- the memory controller 12 receives memory access requests from an external source (not shown), via a system bus 18 .
- each request comprises both data and control information relating to that access, e.g., memory address, timing and sequencing control.
- the memory controller 12 Upon receiving a write access request, the memory controller 12 forwards the data to the EDAC 14 . From that data, the EDAC 14 generates a code word for storage in the DRAM 16 .
- each access request consists of the usual control information.
- the memory controller 12 instructs the DRAM 16 to provide the appropriate code word to the EDAC 14 for verification. If no errors are detected, or if a single-bit error is detected and corrected, the EDAC 14 provides the requested data to the memory controller 12 for forwarding to the requesting external source (not shown). If a multi-bit error is detected, however, the EDAC 14 signals the memory controller 12 , and special procedures may be invoked.
- a refresh controller 20 is provided to periodically refresh the DRAM 16 , in coordination with normal read and write accesses controlled by the memory controller 12 .
- a scrub controller 22 is also provided to cooperate with the refresh controller 20 and the memory controller 12 to periodically scrub the DRAM 16 .
- JMS008-00 entitled “Method and Apparatus for Refreshing and Scrubbing a Dynamic Memory,” by Longwell, et al., filed on May 18, 1999, and assigned to the assignee hereof (the “'008 application”).
- the '008 application we hereby expressly incorporate herein our '008 application by reference.
- the memory system 10 includes a tracking unit 24 which monitors or tracks the error information obtained during each read access and scrub cycle, and makes decisions based on this error history.
- the tracking unit 24 is coupled to the EDAC 14 , the DRAM 16 , the refresh controller 20 , and the scrub controller 22 .
- the EDAC 14 provides to the tracking unit 24 status information reflecting the quality of all code words
- the tracking unit 24 monitors the error information received from the EDAC 14 and keeps a historical record to watch for trends. In oretrieved from the DRAM 16 during either a read access or a scrub cycle.
- the EDAC 14 may forward to the tracking unit 24 the address in the DRAM 16 of the code word in error, as well as the nature of that error, e.g., single-bit or multi-bit. In the case of a single-bit error, the EDAC 14 may also provide the bit location in the code word at which the error occurred. On the other hand, if no error is detected, the EDAC 14 may provide information so indicating. In a distributed EDAC system, such as in our '009 application, the status information provided by the EDACs may be combined together and provided simultaneously to the tracking unit 24 , or may be time multiplexed over the same conductors, or may be provided over separate conductors from each EDAC.
- the tracking unit 24 monitors the error information received from the EDAC 14 , and maintains a historical record which facilitates early identification of trends.
- the tracking unit 24 is coupled to the memory controller 12 , and can assert corresponding flags upon detecting certain predetermined memory conditions associated with memory errors. Such predetermined memory conditions generally fall into three categories: memory configuration, memory operation, and system configuration.
- the tracking unit 24 is the designated decision maker, and is provided with an appropriately-programmed state machine (see, e.g., FIG. 2).
- the tracking unit 24 may focus on those locations in the DRAM 16 associated with repeating errors, to determine if the number of errors in a particular memory location during a relevant time duration has exceeded a selected threshold, indicating that this bit should be treated as a hard error. In this case, the tracking unit 24 may decide not to use the questionable location for data storage. In a suitably configured memory system 10 , the tracking unit 24 may selectively enable a redundant storage element in the DRAM 16 , such as a redundant column, row, or bit. Such redundant structures, and their methods of enablement and operation, are well known to practitioners in the field of DRAMs.
- the tracking unit 24 may identify gradually degrading memory performance, such as might be due to operation in an environment of elevated temperature, poor voltage regulation, higher-than-normal alpha particle hit rates, and the like. Under such conditions, errors may not necessarily exhibit localized error patterns, but may simply occur more frequently. Our experience indicates that such errors often tend to be isolated to some “weak” portion of the DRAM 16 , but they may also be distributed more or less randomly throughout a well-balanced DRAM 16 . In such cases, the tracking unit 24 may instruct the refresh controller 20 and/or the scrub controller 22 to adjust their cycles accordingly.
- the memory system 10 is implemented with a deregulated power supply
- the memory system 10 is implemented with a deregulated power supply.
- Such deregulation is often used intentionally to adhere to Federal Communication Commission requirements regarding noise signal transmissions.
- a deregulated power supply may adversely effect the DRAM 16 .
- the error history maintained by the tracking unit 24 may indicate, for example, the need to refresh or scrub the DRAM 16 more often.
- the timing parameters and maintenance conditions of the DRAM 16 may also be adjusted to accommodate adverse operating conditions, such as temperature variations and changes in voltage bias.
- the relevant environmental condition may adversely affect the operation of the memory.
- One action taken to compensate for degraded performance of the DRAM 16 vis-à-vis error rate, for example, would be the insertion into each access cycle of one or more extra wait states. Should the operating conditions thereafter improve, the number of extra wait states can be reduced.
- access cycle timing, refresh frequency, and scrub cycle scheduling can all be adjusted to compensate for the actual performance of the DRAM 16 , whether such performance is better or worse than expected.
- memory performance information may provide warning signals to the processor of potential problems in sufficient time to allow corrective actions to be taken before serious degradation in performance occurs.
- the memory system 10 takes remedial action which would be visible to the system, such as inserted wait states, more frequent refresh/scrub cycles, or stretched access cycle timing, other system components must adapt accordingly.
- the system may elect to enter a low-power mode or otherwise reduce its demands upon the memory system 10 .
- the system may even decide to disable the entire memory system 10 , or a selected portion thereof, until the underlying problem can be resolved.
- the system may instruct the memory system 10 to put a portion of the DRAM 16 into a low-power or “sleep mode”, as described in our co-pending U.S. Patent Application Number [Attorney Docket No. JMS006-00], entitled “Method for Operating an Integrated Circuit having a Sleep Mode,” by Longwell, et al., filed on Apr. 30, 1999, and assigned to the assignee hereof (the “'006 application”).
- the system processor (not shown) may also initiate further checks throughout the system in an effort to determine the root cause.
- the historical error information maintained by the tracking unit 24 will greatly facilitate early identification of system problems.
- the tracking unit 24 may selectively activate a special circuit to assist in the analysis of the problem.
- a sensor 26 is frequently incorporated into an integrated circuit to facilitate testing of relevant operating parameters, such as temperature, bias voltage, etc.
- these devices are always “on”, continuously consuming operating power and generating excess heat.
- system software not shown
- the tracking unit 24 can automatically enable the support sensor 26 so as to limit its operation to only those situations in which (and only so long as) the information it provides appears to be pertinent to selecting the most appropriate, alternate action to resolve a specific, detected error scenario.
- a suite of such sensors of the various known types may be provided to improve the ability of the tracking unit 24 to efficiently identify and isolate, if possible, the basic cause of the increased error rate so that the optimum response may be implemented in a timely fashion.
- FIG. 2 Shown in FIG. 2 is our preferred method of tracking errors in a memory system constructed in accordance with the preferred embodiment of our invention shown in FIG. 1.
- this method can be easily expanded to track errors detected in the course of normal read accesses, we have found the most natural tracking time interval for detecting error trends is a “scrub sequence”, that is, the time period required to scrub all locations in the DRAM 16 once.
- a data structure (not shown) in the tracking unit 24 is initialized ( 28 ) prior to the DRAM 16 entering a normal operating mode ( 30 ).
- the memory system 10 performs a scrub operation ( 32 ).
- the data structure in the tracking unit 24 is then updated to reflect the status of the access ( 34 ).
- the memory system 10 returns to normal operation ( 30 ). If an error was detected ( 36 ) but a predetermined criteria has not been satisfied ( 38 ), the memory system 10 also returns to normal operation ( 30 ). If the criteria has been met, the tracking unit 24 will assert an error flag ( 40 ) to advise all interested components, such as the memory controller 12 , the DRAM 16 or the external processor (not shown), of the error event. If the error scenario is one which the tracking unit 24 is capable of correcting ( 42 ), the tracking unit 24 implements the appropriate fix ( 44 ), and the memory system 10 returns to normal operation.
- a high-order portion of an error counter maintained in the data structure in the tracking unit 24 is incremented each time an error is detected during a scrub cycle.
- the tracking unit 24 decrements the entire error counter.
- this error counter exceeds a predetermined threshold value, too many errors have occurred within a current “tracking window”. In general, the effect of each error has been “spread” over a wider window by incrementing the high-order portion of the error counter but decrementing the full error counter.
- Another relevant criteria may be the total errors since the last initialization event. Indeed, there may be several criteria, e.g., one for each of several error classes, such as single-bit errors, double-bit errors, etc. If any one of the criteria is met the tracking unit 24 will assert the errors, etc. If any one of the criteria is met the tracking unit 24 flags the error 46 corresponding flag. Flagging the error may involve notifying the memory controller 12 that a decision criteria is satisfied, or may involve taking a specific action, such as initiating a sensing operation. In one embodiment, the tracking unit 24 provides specific locational information to the memory controller 12 . Note that the specific action to be taken may be determined heuristically by software (e.g., an expert system) or hardware (e.g., fuzzy logic) in the tracking unit 24 and/or the memory controller 12 .
- software e.g., an expert system
- hardware e.g., fuzzy logic
- the tracking unit 24 may also determine where to provide the information. For example, as illustrated in FIG. 1, the tracking unit 24 communicates directly with the refresh controller 20 and may decide to increase the frequency of refresh cycles. Similarly, based on the error history, the tracking unit 24 may decide to initiate more scrub cycles per unit time, or combine refresh and scrub cycles, or alter the refresh and/or scrub operation to improve the performance of the memory. Note that the tracking unit 24 may also identify good performance and adjust the system parameters to reduce the power consumption of the memory system or increase the time available for normal operation and thus increase the system performance of the memory.
- the refresh period may be adjusted to reduce error rates.
- the feedback information may be limited to the duration between each refresh cycle, or may be cumulative.
- the access time for the memory device may be adjusted as a function of the error history.
- the ability to adjust this timing adds flexibility to DRAM design, allowing the memory to perform over a broader range of operating conditions and in a broad range of environments.
- the present invention allows the DRAM to, in effect, dynamically adapt to its surroundings failure.
- detected errors are tracked or accumulated and information gleaned from the tracked errors. This information allows adjustment of memory parameters and system parameters. Similarly, measurements of parameters, such as voltage or temperature, whether initiated by the tracking unit 24 , other means, or always operational, may be used in an open loop fashion to adjust memory parameters or system parameters.
- multiple tracking units or error accumulators may be provided to monitor across-chip parameter variation, providing a finer granularity of information. Individual portions of memory or memory tiles may be handled distinctly. By intentionally biasing a DRAM bit circuit to fail first (i.e., before other bits fail), the memory system may anticipate more widescale problems prior to occurrence.
- the tracking may be done as an independent operation. Ideally, the tracking will not impact the operating speed of the DRAM device. Similarly, the error history may be evaluated each scrub cycle, or may be evaluated over an integral number of scrub cycles.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
Abstract
A method for tracking errors in a memory system by detecting an error in a bit of a word accessed in the memory and maintaining an error history comprising a record of each of said detected errors. The error history information may be used to configure the memory, such as to add redundancy; or may be used to adjust operating parameters of the memory, such as the periodicity of refresh and/or scrub operations; or may be used to trigger a sensing operation of other parameters in an application system. In one embodiment, a counter increments each time an error is detected and decrements when no error is detected, thereby tracking error patterns.
Description
- The present invention relates to integrated circuit dynamic memories, and more specifically to methods of tracking errors in a memory system having detection and correction of errors in a memory.
- Systems containing digital electronic components are designed to function correctly over a variety of system parameters and conditions, such as voltage, temperature, etc. System parameters such as bias voltages are typically adjusted by open loop control methods through the use of sensors, such as temperature sensing diodes, and voltage sensors. Similarly, sensors have been used to monitor conditions which initiate a sleep-mode or idle-mode operation. These methods prevent incorrect operation of or damage to many components, particularly memory devices. Many means have been developed to correct “hard” component failures and/or “soft” noise induced loss of data.
- Various methods have been developed to detect and correct errors in memory. In a Dynamic Random Access Memory (DRAM) redundant columns and rows are added to avoid the use of memory cells exhibiting poor performance. An Error Detection And Correction unit (EDAC) is used to detect errors in stored data, and if possible, correct errors in the data. EDACs greatly improve data integrity. The operation of one type of EDAC is based on a code word. Data to be stored in the memory is provided to the EDAC. The EDAC then generates check bits based on the data value. The check bits are then combined with the data to form a code word. The code word is then stored in the memory. To check the data, the EDAC reads the code word from the memory and recalculates the check bits based on the data portion of the code word. The recalculated check bits are then compared to the check bits in the code word. If there is a match, the data is correct. If there is a difference and the error is correctable, the EDAC provides the correct data and check bits as an output. If there is a difference and the error is uncorrectable, the EDAC reports the occurrence of a catastrophic failure.
- A variety of EDAC techniques and circuits are available, as are a variety of methods for generating code words and performing bit checks. Some methods are discussed in U.S. Pat. No. 5,598,422, by Longwell, et al., entitled “Digital computer having an error correction code (ECC) system with comparator integrated into re-encoder,” and in Error-Correction Codes, by W. W. Peterson, 2d edition, MIT Press (1972). The information from the EDAC unit is typically used as it is generated. Information such as the address of data that has been corrupted, or the location of failed bits in data are not retained after an EDAC has returned correct data.
- A need exists to obtain information over time regarding the errors experienced in the memory. There is a need to retain error address and error frequency information to improve hardware reliability and/or data integrity. There is further a need to analyze error information to determine a connection between such failures and parameters of the system.
- The present invention may be more fully understood by a description of certain preferred embodiments in conjunction with the attached drawings in which:
- FIG. 1 illustrates in block diagram form a memory system having an error detection and correction unit (EDAC)units and a tracking unit according to one embodiment of the present invention; and
- FIG. 2 illustrates in flow diagram form a method for tracking errors in a memory system having an EDAC unit according to one embodiment of the present invention.
- Throughout this description the terms “assert” and “negate” are used when referring to the rendering of a signal, signal flag, status bit, or similar apparatus into its logically true or logically false state, respectively. Similarly, with respect to information or data stored in a memory, a “zero” value is a low potential value, and a “one” is a high potential value.
- The present invention extends the operating environment in which a memory can reliably store data by providing a means for tracking errors detected by an EDAC within or other error detection and/or correction unit. This information may be employed advantageously to control the operating characteristics of other modules within the memory system. This allows the reuse of DRAM error information to adjust various operating parameters of the DRAM, such as access latency, the refresh cycle parameters, the scrub parameters, the voltage bias of the memory cells, and the like. Additionally, the present invention uses the DRAM error information to initiate sensing and measurement of other system parameters, such as temperature and supply voltage. Still further, the present invention provides a method of using the DRAM error information to adjust the memory configuration through means such as avoiding a defective memory location, and activating redundancy (e.g., redundant rows, columns, code words, or bits). The present invention effectively uses information from the EDAC, such as the address of data that has been corrupted, or the location of failed bits in data, for closed-loop control of system parameters to reduce the risk of catastrophic or non-recoverable system failure.
- In one aspect of the present invention, in a memory system having a dynamic memory for storing a plurality of words, each comprising a plurality of bits, an error detection and tracking circuit includes an error detection circuit and a tracking unit. The error detection circuit is connected to the memory to detect an error in a bit of a word accessed in the memory. The tracking unit is connected to the error detection circuit to maintain an error history comprising a record of each of said detected errors.
- In another embodiment, an error detection and tracking circuit for use in a memory system having a dynamic memory for storing a plurality of words, each comprising a plurality of bits, the circuit includes an error detection circuit connected to the memory to detect an error in a bit of a word accessed in the memory; and a tracking unit connected to the error detection circuit to maintain an error history comprising a record of each of said detected errors.
- In still another aspect of the present invention, a method for tracking errors in a memory system having a dynamic memory for storing a plurality of words, each comprising a plurality of bits, the method includes the steps of detecting an error in a bit of a word accessed in the memory; and maintaining an error history comprising a record of each of said detected errors.
- While the present invention is described with respect to a DRAM memory system, it is also applicable to other forms of memory, such as non-volatile memory and Static Random Access Memory (SRAM), or any other memory where reliability is desired at a higher level than that intrinsic to the technology.
- Shown in FIG. 1, in block diagram form, is a
memory system 10 constructed according to the preferred embodiment of our invention to reliably support a data processing system (not illustrated). Thememory system 10 is generally comprised of amemory controller 12, an EDAC 14, and aDRAM 16. In operation, thememory controller 12 receives memory access requests from an external source (not shown), via asystem bus 18. - For a write access, each request comprises both data and control information relating to that access, e.g., memory address, timing and sequencing control. Upon receiving a write access request, the
memory controller 12 forwards the data to the EDAC 14. From that data, the EDAC 14 generates a code word for storage in theDRAM 16. - For a read access, each access request consists of the usual control information. Upon receipt of a read access request, the
memory controller 12 instructs theDRAM 16 to provide the appropriate code word to the EDAC 14 for verification. If no errors are detected, or if a single-bit error is detected and corrected, the EDAC 14 provides the requested data to thememory controller 12 for forwarding to the requesting external source (not shown). If a multi-bit error is detected, however, the EDAC 14 signals thememory controller 12, and special procedures may be invoked. - Although we have illustrated the EDAC14 as a single unit, it may be desirable in appropriate circumstances to provide multiple EDACs, such as in the distributed EDAC system we described in our co-pending U.S. Patent Application Number [Attorney Docket No. JMS009-00] entitled “Method and Apparatus for Error Detection and Correction,” by Longwell, et al., filed on Jun. 16, 1999, and assigned to the assignee hereof (the “'009 application”). To facilitate our description of the present invention, we hereby expressly incorporate herein our '009 application by reference.
- In the preferred embodiment shown in FIG. 1, a
refresh controller 20 is provided to periodically refresh theDRAM 16, in coordination with normal read and write accesses controlled by thememory controller 12. To facilitate early detection and correction of errors which might occur in theDRAM 16, a scrub controller 22 is also provided to cooperate with therefresh controller 20 and thememory controller 12 to periodically scrub theDRAM 16. We have described the construction and operation of such a scrub controller 22 in our co-pending U.S. Patent Application Number [Attorney Docket No. JMS008-00], entitled “Method and Apparatus for Refreshing and Scrubbing a Dynamic Memory,” by Longwell, et al., filed on May 18, 1999, and assigned to the assignee hereof (the “'008 application”). To facilitate our description of the present invention, we hereby expressly incorporate herein our '008 application by reference. - In accordance with the preferred embodiment of our invention shown in FIG. 1, the
memory system 10 includes atracking unit 24 which monitors or tracks the error information obtained during each read access and scrub cycle, and makes decisions based on this error history. As illustrated in FIG. 1, thethetracking unit 24 is coupled to theEDAC 14, theDRAM 16, therefresh controller 20, and the scrub controller 22. During operation of thememory system 10, theEDAC 14 provides to thetracking unit 24 status information reflecting the quality of all code words The trackingunit 24 monitors the error information received from theEDAC 14 and keeps a historical record to watch for trends. In oretrieved from theDRAM 16 during either a read access or a scrub cycle. For example, if an error is detected during a particular read access, theEDAC 14 may forward to thetracking unit 24 the address in theDRAM 16 of the code word in error, as well as the nature of that error, e.g., single-bit or multi-bit. In the case of a single-bit error, theEDAC 14 may also provide the bit location in the code word at which the error occurred. On the other hand, if no error is detected, theEDAC 14 may provide information so indicating. In a distributed EDAC system, such as in our '009 application, the status information provided by the EDACs may be combined together and provided simultaneously to thetracking unit 24, or may be time multiplexed over the same conductors, or may be provided over separate conductors from each EDAC. - In general, the
tracking unit 24 monitors the error information received from theEDAC 14, and maintains a historical record which facilitates early identification of trends. In our preferred embodiment, thetracking unit 24 is coupled to thememory controller 12, and can assert corresponding flags upon detecting certain predetermined memory conditions associated with memory errors. Such predetermined memory conditions generally fall into three categories: memory configuration, memory operation, and system configuration. - In accordance with our invention, it is irrelevant which particular unit is assigned the task of making control decisions in response to the historical error information maintained by the
tracking unit 24. For example, either thememory controller 12, thetracking unit 24, or the system processor (not shown), may be appropriate in particular instantiations. Accordingly, for purposes of this description, we will assume that thetracking unit 24 is the designated decision maker, and is provided with an appropriately-programmed state machine (see, e.g., FIG. 2). - One convenient way to maintain the error information so that is stays “fresh” is to implement the history file as a “leaky bucket” wherein, periodically, the oldest individual record is automatically discarded. On the other hand, in many instantiations, a simple first-in, first-out circular queue of records will suffice. We prefer a combination of the two. In addition, we recommend providing any of several known mechanisms for selectively forwarding the error records to the external system (not shown) for longer-term storage. Performance monitoring system software (not shown) will then be able to provide a more in-depth analysis of the performance of the
memory system 10. - Now, with respect to memory configuration, the
tracking unit 24 may focus on those locations in theDRAM 16 associated with repeating errors, to determine if the number of errors in a particular memory location during a relevant time duration has exceeded a selected threshold, indicating that this bit should be treated as a hard error. In this case, thetracking unit 24 may decide not to use the questionable location for data storage. In a suitably configuredmemory system 10, thetracking unit 24 may selectively enable a redundant storage element in theDRAM 16, such as a redundant column, row, or bit. Such redundant structures, and their methods of enablement and operation, are well known to practitioners in the field of DRAMs. - With respect to memory operation, the
tracking unit 24 may identify gradually degrading memory performance, such as might be due to operation in an environment of elevated temperature, poor voltage regulation, higher-than-normal alpha particle hit rates, and the like. Under such conditions, errors may not necessarily exhibit localized error patterns, but may simply occur more frequently. Our experience indicates that such errors often tend to be isolated to some “weak” portion of theDRAM 16, but they may also be distributed more or less randomly throughout a well-balanced DRAM 16. In such cases, thetracking unit 24 may instruct therefresh controller 20 and/or the scrub controller 22 to adjust their cycles accordingly. - For example, if errors appear to be increasing in frequency, it may be desirable to increase the frequency of scrub cycles to reduce the cumulative opportunity for catastrophic multiple soft errors. Similarly, it may be decided to increase the frequency of the refresh cycles. Or it may be desirable to use a “refresh with scrub cycle” such as we have described in our '008 application reference.
- In one embodiment, the
memory system 10 is implemented with a deregulated power supply In some commercially-available systems, thememory system 10 is implemented with a deregulated power supply. Such deregulation is often used intentionally to adhere to Federal Communication Commission requirements regarding noise signal transmissions. On the other hand, a deregulated power supply may adversely effect theDRAM 16. In such an instantiation, the error history maintained by thetracking unit 24 may indicate, for example, the need to refresh or scrub theDRAM 16 more often. - In accordance with our invention, the timing parameters and maintenance conditions of the
DRAM 16 may also be adjusted to accommodate adverse operating conditions, such as temperature variations and changes in voltage bias. In each case, the relevant environmental condition may adversely affect the operation of the memory. One action taken to compensate for degraded performance of theDRAM 16 vis-à-vis error rate, for example, would be the insertion into each access cycle of one or more extra wait states. Should the operating conditions thereafter improve, the number of extra wait states can be reduced. In amemory system 10 which has been conservatively specified to insert one or more wait states, it may be possible, using our invention, to determine that operating conditions are, in fact, better than predicted at system design time, so that the number of such specified wait states can be reduced. Similarly, access cycle timing, refresh frequency, and scrub cycle scheduling can all be adjusted to compensate for the actual performance of theDRAM 16, whether such performance is better or worse than expected. - It is common practice for semiconductor manufacturers to offer a limited range of products, such as DRAMs, each having a respective guaranteed set of performance specifications related to stated operating conditions. However, it is also well known that often, due to normal process variation, a particular integrated circuit will, in fact, perform substantially better than specified, even under the exact operating conditions set forth in the respective specification, including temperature and voltage. In accordance with our invention, such latent performance can be recognized and exploited by appropriate adjustments to the several operating parameters until error rates begins to suffer, and then backing off to return the error rate to the desired level.
- With respect to system configuration, changes in the performance of the
DRAM 16 over time, and compensative actions taken to address adverse changes, may necessitate changing certain operating parameters or characteristics of the system within which thememory system 10 is operating. In this case, memory performance information may provide warning signals to the processor of potential problems in sufficient time to allow corrective actions to be taken before serious degradation in performance occurs. In the event that thememory system 10 takes remedial action which would be visible to the system, such as inserted wait states, more frequent refresh/scrub cycles, or stretched access cycle timing, other system components must adapt accordingly. In some circumstances, the system may elect to enter a low-power mode or otherwise reduce its demands upon thememory system 10. In severe cases, the system may even decide to disable theentire memory system 10, or a selected portion thereof, until the underlying problem can be resolved. For example, the system may instruct thememory system 10 to put a portion of theDRAM 16 into a low-power or “sleep mode”, as described in our co-pending U.S. Patent Application Number [Attorney Docket No. JMS006-00], entitled “Method for Operating an Integrated Circuit having a Sleep Mode,” by Longwell, et al., filed on Apr. 30, 1999, and assigned to the assignee hereof (the “'006 application”). To facilitate our description of the present invention, we hereby expressly incorporate herein our '006 application by reference. The system processor (not shown) may also initiate further checks throughout the system in an effort to determine the root cause. In accordance with our invention, the historical error information maintained by thetracking unit 24 will greatly facilitate early identification of system problems. - In one embodiment, the
tracking unit 24 may selectively activate a special circuit to assist in the analysis of the problem. For example, as shown in FIG. 1, asensor 26 is frequently incorporated into an integrated circuit to facilitate testing of relevant operating parameters, such as temperature, bias voltage, etc. Typically, these devices are always “on”, continuously consuming operating power and generating excess heat. Sometimes, they are selectively enabled by system software (not shown) when an operating problem is suspected. In accordance with our invention, thetracking unit 24 can automatically enable thesupport sensor 26 so as to limit its operation to only those situations in which (and only so long as) the information it provides appears to be pertinent to selecting the most appropriate, alternate action to resolve a specific, detected error scenario. Of course, a suite of such sensors of the various known types may be provided to improve the ability of thetracking unit 24 to efficiently identify and isolate, if possible, the basic cause of the increased error rate so that the optimum response may be implemented in a timely fashion. - Shown in FIG. 2 is our preferred method of tracking errors in a memory system constructed in accordance with the preferred embodiment of our invention shown in FIG. 1. Although this method can be easily expanded to track errors detected in the course of normal read accesses, we have found the most natural tracking time interval for detecting error trends is a “scrub sequence”, that is, the time period required to scrub all locations in the
DRAM 16 once. Applying this method to thememory system 10, a data structure (not shown) in thetracking unit 24 is initialized (28) prior to theDRAM 16 entering a normal operating mode (30). At a predetermined time thereafter, thememory system 10 performs a scrub operation (32). The data structure in thetracking unit 24 is then updated to reflect the status of the access (34). If no error was detected (36), thememory system 10 returns to normal operation (30). If an error was detected (36) but a predetermined criteria has not been satisfied (38), thememory system 10 also returns to normal operation (30). If the criteria has been met, thetracking unit 24 will assert an error flag (40) to advise all interested components, such as thememory controller 12, theDRAM 16 or the external processor (not shown), of the error event. If the error scenario is one which thetracking unit 24 is capable of correcting (42), thetracking unit 24 implements the appropriate fix (44), and thememory system 10 returns to normal operation. - In one embodiment, when the
tracking unit 24 is updated (34), a high-order portion of an error counter maintained in the data structure in thetracking unit 24 is incremented each time an error is detected during a scrub cycle. In contrast, each time a scrub cycle detects no error in the scrubbed code word thetracking unit 24 decrements the entire error counter. When this error counter exceeds a predetermined threshold value, too many errors have occurred within a current “tracking window”. In general, the effect of each error has been “spread” over a wider window by incrementing the high-order portion of the error counter but decrementing the full error counter. - Another relevant criteria may be the total errors since the last initialization event. Indeed, there may be several criteria, e.g., one for each of several error classes, such as single-bit errors, double-bit errors, etc. If any one of the criteria is met the
tracking unit 24 will assert the errors, etc. If any one of the criteria is met thetracking unit 24 flags the error 46 corresponding flag. Flagging the error may involve notifying thememory controller 12 that a decision criteria is satisfied, or may involve taking a specific action, such as initiating a sensing operation. In one embodiment, thetracking unit 24 provides specific locational information to thememory controller 12. Note that the specific action to be taken may be determined heuristically by software (e.g., an expert system) or hardware (e.g., fuzzy logic) in thetracking unit 24 and/or thememory controller 12. - The
tracking unit 24 may also determine where to provide the information. For example, as illustrated in FIG. 1, thetracking unit 24 communicates directly with therefresh controller 20 and may decide to increase the frequency of refresh cycles. Similarly, based on the error history, thetracking unit 24 may decide to initiate more scrub cycles per unit time, or combine refresh and scrub cycles, or alter the refresh and/or scrub operation to improve the performance of the memory. Note that thetracking unit 24 may also identify good performance and adjust the system parameters to reduce the power consumption of the memory system or increase the time available for normal operation and thus increase the system performance of the memory. - of An unusually rapid accumulation of errors may suggest the desirability of monitoring other system parameters, including junction temperature, leakage current, supply potential variations, and the like. Similarly, the error history may suggest the desirability of adjusting various reference voltages within the
DRAM 16, such as those associated with capacitor plate voltage, boosted word line voltage, and substrate bias memory. - Where the error history provides feedback information for control of the refresh operation, the refresh period may be adjusted to reduce error rates. The feedback information may be limited to the duration between each refresh cycle, or may be cumulative. The advantage of such feedback methodmethod is the direct correlation between deteriorating data integrity and the corrective action, as contrasted with the prior method of using temperature or voltage sensors to indirectly infer loss of integrity.
- In one other embodiment, the access time for the memory device may be adjusted as a function of the error history. The ability to adjust this timing adds flexibility to DRAM design, allowing the memory to perform over a broader range of operating conditions and in a broad range of environments. Unlike conventional DRAM devices, for which operating environment and conditions are specified, the present invention allows the DRAM to, in effect, dynamically adapt to its surroundings failure.
- According to the present invention, detected errors are tracked or accumulated and information gleaned from the tracked errors. This information allows adjustment of memory parameters and system parameters. Similarly, measurements of parameters, such as voltage or temperature, whether initiated by the
tracking unit 24, other means, or always operational, may be used in an open loop fashion to adjust memory parameters or system parameters. - In another embodiment, multiple tracking units or error accumulators may be provided to monitor across-chip parameter variation, providing a finer granularity of information. Individual portions of memory or memory tiles may be handled distinctly. By intentionally biasing a DRAM bit circuit to fail first (i.e., before other bits fail), the memory system may anticipate more widescale problems prior to occurrence.
- While the present method has been described in the context of a scrub operation, the tracking may be done as an independent operation. Ideally, the tracking will not impact the operating speed of the DRAM device. Similarly, the error history may be evaluated each scrub cycle, or may be evaluated over an integral number of scrub cycles.
- Thus it is apparent that there has been provided, in accordance with the present invention, a method for tracking errors in a memory system, and providing corrective action accordingly. Those skilled in the art will recognize that modifications and variations can be made without departing from the spirit of the invention. Therefore, it is intended that this invention encompass all such variations and modifications as fall within the scope of the appended claims.
Claims (25)
1. In a memory system having a memory for storing a plurality of words, each comprising a plurality of bits, an error detection and tracking circuit comprising:
an error detection circuit connected to the memory to detect an error in a bit of a word accessed in the memory; and
a tracking unit connected to the error detection circuit to maintain an error history comprising a record of each of said detected errors.
2. The memory system of claim 1 wherein the error detection circuit corrects detected single-bit errors.
3. The memory system of claim 2 wherein the error detection circuit detects multi-bit errors.
4. The memory system of claim 1 wherein the error history includes a record of each of said detected errors over a predetermined tracking window.
5. The memory system of claim 4 wherein the tracking unit asserts an error signal when the number of errors recorded in the tracking window exceeds a predetermined threshold.
6. The memory system of claim 1 wherein said record includes the location in the memory of the word in which said error bit was detected.
7. The memory system of claim 6 wherein said record indicates the nature of said error.
8. The memory system of claim 1 wherein the tracking unit also maintains in said error history a record of each word accessed in said memory in which no error is detected.
9. The memory system of claim 8 wherein the tracking unit periodically discards the oldest of said records in said error history.
10. The memory system of claim 1 wherein the tracking unit selectively forwards said records in said error history.
11. The memory system of claim 1 further comprising:
a refresh controller connected to the memory to periodically refresh each word stored in the memory; and
wherein the tracking unit controls the refresh periodicity as a function of the error history.
12. The memory system of claim 1 further comprising:
a scrub controller connected to the memory to periodically scrub each word stored in the memory; and
wherein the tracking unit controls the scrub periodicity as a function of the error history.
13. The memory system of claim 1 wherein the memory includes a selectively enabled redundant bit; and wherein the tracking unit selectively enables said redundant bit as a function of the error history.
14. The memory system of claim 1 wherein the memory includes a selectively enabled sensor; and wherein the tracking unit selectively enables said sensor as a function of the error history.
15. The memory system of claim 1 further comprising:
a memory controller connected to the memory, the error detection circuit and the tracking unit, to control an access to the memory during an access cycle, at least one parameter of which is controllable; and
wherein the tracking unit controls said parameter as a function of the error history.
16. The memory system of claim 1 wherein the tracking unit selectively disables a selected portion of the memory as a function of the error history.
17. An error detection and tracking circuit for use in a memory system having a memory for storing a plurality of words, each comprising a plurality of bits, the circuit comprising:
an error detection circuit connected to the memory to detect an error in a bit of a word accessed in the memory; and
a tracking unit connected to the error detection circuit to maintain an error history comprising a record of each of said detected errors.
18. The circuit of claim 17 wherein the memory includes a selectively enabled redundant bit; and wherein the tracking unit selectively enables said redundant bit as a function of the error history.
19. The circuit of claim 17 wherein the memory includes a selectively enabled sensor; and wherein the tracking unit selectively enables said sensor as a function of the error history.
20. The circuit of claim 17 further comprising:
a memory controller connected to the memory, the error detection circuit and the tracking unit, to control an access to the memory during an access cycle, at least one parameter of which is controllable; and
wherein the tracking unit controls said parameter as a function of the error history.
21. The circuit of claim 17 wherein the tracking unit selectively disables a selected portion of the memory as a function of the error history.
22. A method for tracking errors in a memory system having a memory for storing a plurality of words, each comprising a plurality of bits, the method comprising the steps of:
detecting an error in a bit of a word accessed in the memory; and
maintaining an error history comprising a record of each of said detected errors.
23. The method of claim 22 further comprising the step of:
selectively enabling a redundant bit in said memory as a function of the error history.
24. The method of claim 22 further comprising the step of:
selectively enabling a sensor as a function of the error history.
25. The method of claim 22 further comprising the step of:
selectively controlling a parameter of an access cycle to the memory as a function of the error history.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/389,666 US20030135794A1 (en) | 1999-06-18 | 2003-03-14 | Method for apparatus for tracking errors in a memory system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/335,992 US6560725B1 (en) | 1999-06-18 | 1999-06-18 | Method for apparatus for tracking errors in a memory system |
US10/389,666 US20030135794A1 (en) | 1999-06-18 | 2003-03-14 | Method for apparatus for tracking errors in a memory system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/335,992 Division US6560725B1 (en) | 1999-06-18 | 1999-06-18 | Method for apparatus for tracking errors in a memory system |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030135794A1 true US20030135794A1 (en) | 2003-07-17 |
Family
ID=23314110
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/335,992 Expired - Fee Related US6560725B1 (en) | 1999-06-18 | 1999-06-18 | Method for apparatus for tracking errors in a memory system |
US10/389,666 Abandoned US20030135794A1 (en) | 1999-06-18 | 2003-03-14 | Method for apparatus for tracking errors in a memory system |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/335,992 Expired - Fee Related US6560725B1 (en) | 1999-06-18 | 1999-06-18 | Method for apparatus for tracking errors in a memory system |
Country Status (1)
Country | Link |
---|---|
US (2) | US6560725B1 (en) |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040073845A1 (en) * | 2000-03-02 | 2004-04-15 | Swoboda Gary L. | Range based detection of memory access |
US20060031722A1 (en) * | 2004-08-04 | 2006-02-09 | International Business Machines Corporation | Apparatus, system, and method for active data verification in a storage system |
US20060077742A1 (en) * | 2004-10-11 | 2006-04-13 | Jae-Eung Shim | Memory devices configured to detect failure of temperature sensors thereof and methods of operating and testing same |
US20070072588A1 (en) * | 2005-09-29 | 2007-03-29 | Teamon Systems, Inc. | System and method for reconciling email messages between a mobile wireless communications device and electronic mailbox |
US20070168754A1 (en) * | 2005-12-19 | 2007-07-19 | Xiv Ltd. | Method and apparatus for ensuring writing integrity in mass storage systems |
US20080313509A1 (en) * | 2006-03-14 | 2008-12-18 | Pradip Bose | Method and apparatus for preventing soft error accumulation in register arrays |
US20090055584A1 (en) * | 2007-08-23 | 2009-02-26 | Ibm Corporation | Detection and correction of dropped write errors in a data storage system |
US20090164855A1 (en) * | 2007-12-19 | 2009-06-25 | International Business Machines Corporation | Method for scrubbing storage in a computer memory |
US20090164842A1 (en) * | 2007-12-19 | 2009-06-25 | International Business Machines Corporation | Method and system for enterprise memory management of memory modules |
US20090167492A1 (en) * | 2006-03-01 | 2009-07-02 | Entrydata Pty Ltd | Identity verification and access control |
US20090204752A1 (en) * | 2006-10-20 | 2009-08-13 | Fujitsu Limited | Memory device and refresh adjusting method |
US20090213668A1 (en) * | 2008-02-21 | 2009-08-27 | Shayan Zhang | Adjustable pipeline in a memory circuit |
US20090222915A1 (en) * | 2008-03-03 | 2009-09-03 | David Carroll Challener | System and Method for Securely Clearing Secret Data that Remain in a Computer System Memory |
US20090222635A1 (en) * | 2008-03-03 | 2009-09-03 | David Carroll Challener | System and Method to Use Chipset Resources to Clear Sensitive Data from Computer System Memory |
US8156382B1 (en) * | 2008-04-29 | 2012-04-10 | Netapp, Inc. | System and method for counting storage device-related errors utilizing a sliding window |
US20120151299A1 (en) * | 2010-12-10 | 2012-06-14 | Qualcomm Incorporated | Embedded DRAM having Low Power Self-Correction Capability |
US20140092698A1 (en) * | 2012-09-28 | 2014-04-03 | SK Hynix Inc. | Semiconductor device and operating method thereof |
US8745011B2 (en) | 2005-03-22 | 2014-06-03 | International Business Machines Corporation | Method and system for scrubbing data within a data storage subsystem |
US8843808B2 (en) | 2011-06-30 | 2014-09-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | System and method to flag a source of data corruption in a storage subsystem using persistent source identifier bits |
US20150006998A1 (en) * | 2013-06-28 | 2015-01-01 | International Business Machines Corporation | Memory scrub management |
JP2016530655A (en) * | 2013-09-24 | 2016-09-29 | インテル・コーポレーション | Using error correction pointers to handle errors in memory |
US9583219B2 (en) | 2014-09-27 | 2017-02-28 | Qualcomm Incorporated | Method and apparatus for in-system repair of memory in burst refresh |
US20170134118A1 (en) * | 2014-07-29 | 2017-05-11 | Cable Television Laboratories, Inc. | Systems and methods for providing resilience to lte signaling interference in wifi |
US20180196614A1 (en) * | 2017-01-09 | 2018-07-12 | Micron Technology, Inc. | Error correction |
WO2019000206A1 (en) * | 2017-06-27 | 2019-01-03 | Intel Corporation | Methods and apparatus to perform error detection and/or correction in a memory device |
US10599504B1 (en) * | 2015-06-22 | 2020-03-24 | Amazon Technologies, Inc. | Dynamic adjustment of refresh rate |
WO2020247149A1 (en) * | 2019-06-06 | 2020-12-10 | Micron Technology, Inc. | Scrub rate control for a memory device |
US11483101B2 (en) | 2015-05-14 | 2022-10-25 | Cable Television Laboratories, Inc. | Uplink channel reservation with conflicting wireless communications |
US11500555B2 (en) * | 2020-09-04 | 2022-11-15 | Micron Technology, Inc. | Volatile memory to non-volatile memory interface for power management |
US11863998B1 (en) | 2013-06-26 | 2024-01-02 | Cable Television Laboratories, Inc. | Capacity sharing between wireless systems |
Families Citing this family (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19961147B4 (en) * | 1999-12-17 | 2004-09-30 | Siemens Ag | Data transmission interface for a coupling network and associated test procedure |
JP3474139B2 (en) * | 2000-01-17 | 2003-12-08 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Computer power control method, power control device, and computer |
US6701480B1 (en) * | 2000-03-08 | 2004-03-02 | Rockwell Automation Technologies, Inc. | System and method for providing error check and correction in memory systems |
JP2001308955A (en) * | 2000-04-20 | 2001-11-02 | Sharp Corp | Transmission method |
US6799287B1 (en) * | 2000-05-01 | 2004-09-28 | Hewlett-Packard Development Company, L.P. | Method and apparatus for verifying error correcting codes |
GB0011251D0 (en) * | 2000-05-11 | 2000-06-28 | Lucas Industries Ltd | Fault monitoring system |
EP1303050A4 (en) * | 2000-06-21 | 2005-08-24 | Fujitsu Ltd | Transmission format recognizing method |
JP4707803B2 (en) * | 2000-07-10 | 2011-06-22 | エルピーダメモリ株式会社 | Error rate determination method and semiconductor integrated circuit device |
US6675317B2 (en) * | 2000-12-14 | 2004-01-06 | International Business Machines Corporation | Method and system for determining erase procedures run on a hard drive |
US6763444B2 (en) * | 2001-05-08 | 2004-07-13 | Micron Technology, Inc. | Read/write timing calibration of a memory array using a row or a redundant row |
US6976204B1 (en) * | 2001-06-15 | 2005-12-13 | Advanced Micro Devices, Inc. | Circuit and method for correcting erroneous data in memory for pipelined reads |
US6799288B2 (en) * | 2001-09-14 | 2004-09-28 | The Boeing Company | Detecting and mitigating memory device latchup in a data processor |
US7000154B1 (en) * | 2001-11-28 | 2006-02-14 | Intel Corporation | System and method for fault detection and recovery |
US6838331B2 (en) * | 2002-04-09 | 2005-01-04 | Micron Technology, Inc. | Method and system for dynamically operating memory in a power-saving error correction mode |
US6751143B2 (en) * | 2002-04-11 | 2004-06-15 | Micron Technology, Inc. | Method and system for low power refresh of dynamic random access memories |
US7715431B1 (en) * | 2002-10-16 | 2010-05-11 | Cisco Technology, Inc. | Fallback for V.42 modem-over-internet-protocol (MoIP) gateways method and apparatus |
US7080305B2 (en) * | 2002-12-23 | 2006-07-18 | Sun Microsystems, Inc. | System and method for correcting data errors |
US7089461B2 (en) * | 2003-03-20 | 2006-08-08 | International Business Machines Corporation | Method and apparatus for isolating uncorrectable errors while system continues to run |
US6853602B2 (en) * | 2003-05-09 | 2005-02-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hiding error detecting/correcting latency in dynamic random access memory (DRAM) |
WO2004102389A1 (en) * | 2003-05-16 | 2004-11-25 | Fujitsu Limited | Initialization device, initialization method, initialization program, and information processing device |
US7353433B2 (en) * | 2003-12-08 | 2008-04-01 | Intel Corporation | Poisoned error signaling for proactive OS recovery |
US7210077B2 (en) * | 2004-01-29 | 2007-04-24 | Hewlett-Packard Development Company, L.P. | System and method for configuring a solid-state storage device with error correction coding |
US20050228926A1 (en) * | 2004-04-05 | 2005-10-13 | Smith Zachary S | Virtual-bus interface and associated system and method |
US7322002B2 (en) * | 2004-05-26 | 2008-01-22 | Micron Technology, Inc. | Erasure pointer error correction |
US7257686B2 (en) * | 2004-06-03 | 2007-08-14 | International Business Machines Corporation | Memory controller and method for scrubbing memory without using explicit atomic operations |
JP4237109B2 (en) * | 2004-06-18 | 2009-03-11 | エルピーダメモリ株式会社 | Semiconductor memory device and refresh cycle control method |
US7509526B2 (en) * | 2004-09-24 | 2009-03-24 | Seiko Epson Corporation | Method of correcting NAND memory blocks and to a printing device employing the method |
US7353437B2 (en) * | 2004-10-29 | 2008-04-01 | Micron Technology, Inc. | System and method for testing a memory for a memory failure exhibited by a failing memory |
US7478307B1 (en) | 2005-05-19 | 2009-01-13 | Sun Microsystems, Inc. | Method for improving un-correctable errors in a computer system |
US7831882B2 (en) * | 2005-06-03 | 2010-11-09 | Rambus Inc. | Memory system with error detection and retry modes of operation |
US9459960B2 (en) | 2005-06-03 | 2016-10-04 | Rambus Inc. | Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation |
US7444490B2 (en) * | 2005-06-09 | 2008-10-28 | International Business Machines Corporation | Apparatus, system, and method for modifying memory voltage and performance based on a measure of memory device stress |
US20070011513A1 (en) * | 2005-06-13 | 2007-01-11 | Intel Corporation | Selective activation of error mitigation based on bit level error count |
US20060282176A1 (en) * | 2005-06-13 | 2006-12-14 | Burton Edward A | Supply control method and apparatus |
US20060280019A1 (en) * | 2005-06-13 | 2006-12-14 | Burton Edward A | Error based supply regulation |
US7447957B1 (en) * | 2005-08-01 | 2008-11-04 | Sun Microsystems, Inc. | Dynamic soft-error-rate discrimination via in-situ self-sensing coupled with parity-space detection |
US7764081B1 (en) * | 2005-08-05 | 2010-07-27 | Xilinx, Inc. | Programmable logic device (PLD) with memory refresh based on single event upset (SEU) occurrence to maintain soft error immunity |
TWI290285B (en) * | 2005-08-22 | 2007-11-21 | Powerchip Semiconductor Corp | Sample screening methods for system soft error rate evaluation |
US7523342B1 (en) | 2005-10-28 | 2009-04-21 | Sun Microsystems, Inc. | Data and control integrity for transactions in a computer system |
US7562285B2 (en) | 2006-01-11 | 2009-07-14 | Rambus Inc. | Unidirectional error code transfer for a bidirectional data link |
JP4736828B2 (en) * | 2006-02-03 | 2011-07-27 | 株式会社デンソー | Electronic control unit |
US7716530B2 (en) | 2006-02-28 | 2010-05-11 | Microsoft Corporation | Thread interception and analysis |
US7605700B2 (en) * | 2006-03-16 | 2009-10-20 | Symbol Technologies, Inc. | RFID tag data retention verification and refresh |
US8352805B2 (en) | 2006-05-18 | 2013-01-08 | Rambus Inc. | Memory error detection |
DE102006028943B4 (en) * | 2006-06-23 | 2008-07-24 | Infineon Technologies Ag | Method for operating a volatile random access memory as detector and circuit arrangement |
US8006164B2 (en) | 2006-09-29 | 2011-08-23 | Intel Corporation | Memory cell supply voltage control based on error detection |
WO2008061558A1 (en) * | 2006-11-21 | 2008-05-29 | Freescale Semiconductor, Inc. | Memory system with ecc-unit and further processing arrangement |
JP5012898B2 (en) * | 2007-07-18 | 2012-08-29 | 富士通株式会社 | Memory refresh device and memory refresh method |
US8468422B2 (en) * | 2007-12-21 | 2013-06-18 | Oracle America, Inc. | Prediction and prevention of uncorrectable memory errors |
US7929368B2 (en) * | 2008-12-30 | 2011-04-19 | Micron Technology, Inc. | Variable memory refresh devices and methods |
US8750059B2 (en) | 2009-08-12 | 2014-06-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-repairing memory |
US9042191B2 (en) | 2009-08-12 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-repairing memory |
US20110041016A1 (en) * | 2009-08-12 | 2011-02-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory errors and redundancy |
KR20110100465A (en) * | 2010-03-04 | 2011-09-14 | 삼성전자주식회사 | Memory system |
US8839053B2 (en) | 2010-05-27 | 2014-09-16 | Microsoft Corporation | Error correcting pointers for non-volatile storage |
US8645770B2 (en) * | 2012-01-18 | 2014-02-04 | Apple Inc. | Systems and methods for proactively refreshing nonvolatile memory |
US9032244B2 (en) | 2012-11-16 | 2015-05-12 | Microsoft Technology Licensing, Llc | Memory segment remapping to address fragmentation |
US8966328B2 (en) * | 2012-12-17 | 2015-02-24 | Hewlett-Packard Development Company, L.P. | Detecting a memory device defect |
US9940457B2 (en) * | 2015-02-13 | 2018-04-10 | International Business Machines Corporation | Detecting a cryogenic attack on a memory device with embedded error correction |
US9606851B2 (en) | 2015-02-02 | 2017-03-28 | International Business Machines Corporation | Error monitoring of a memory device containing embedded error correction |
CN105843699B (en) * | 2015-02-02 | 2019-06-04 | 国际商业机器公司 | Dynamic random access memory device and method for error monitoring and correction |
US9946595B2 (en) * | 2015-09-30 | 2018-04-17 | International Business Machines Corporation | Reducing uncorrectable errors based on a history of correctable errors |
US10628248B2 (en) * | 2016-03-15 | 2020-04-21 | International Business Machines Corporation | Autonomous dram scrub and error counting |
US9514800B1 (en) * | 2016-03-26 | 2016-12-06 | Bo Liu | DRAM and self-refresh method |
US10296405B2 (en) * | 2016-07-05 | 2019-05-21 | SK Hynix Inc. | Nonvolatile memory system and error determination method thereof |
KR20180081282A (en) * | 2017-01-06 | 2018-07-16 | 에스케이하이닉스 주식회사 | Semiconductor device |
KR20180129233A (en) | 2017-05-26 | 2018-12-05 | 에스케이하이닉스 주식회사 | Semiconductor device controlling refresh operation and memory system including the same |
KR102393427B1 (en) * | 2017-12-19 | 2022-05-03 | 에스케이하이닉스 주식회사 | Semiconductor device and semiconductor system |
US10403378B1 (en) * | 2018-02-09 | 2019-09-03 | Micron Technology, Inc. | Performing an operation on a memory cell of a memory system at a frequency based on temperature |
US11361839B2 (en) | 2018-03-26 | 2022-06-14 | Rambus Inc. | Command/address channel error detection |
KR20200076846A (en) * | 2018-12-20 | 2020-06-30 | 에스케이하이닉스 주식회사 | Apparatuses that detect error of data stored in memory device and operating method thereof |
KR20210055865A (en) | 2019-11-07 | 2021-05-18 | 에스케이하이닉스 주식회사 | Semiconductor device and semiconductor system |
US11249843B2 (en) * | 2019-11-07 | 2022-02-15 | SK Hynix Inc. | Semiconductor devices and semiconductor systems including the same |
KR20230072336A (en) | 2021-11-17 | 2023-05-24 | 에스케이하이닉스 주식회사 | Semiconductor device |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4438494A (en) * | 1981-08-25 | 1984-03-20 | Intel Corporation | Apparatus of fault-handling in a multiprocessing system |
US4964130A (en) * | 1988-12-21 | 1990-10-16 | Bull Hn Information Systems Inc. | System for determining status of errors in a memory subsystem |
US5127014A (en) * | 1990-02-13 | 1992-06-30 | Hewlett-Packard Company | Dram on-chip error correction/detection |
US5263032A (en) * | 1991-06-27 | 1993-11-16 | Digital Equipment Corporation | Computer system operation with corrected read data function |
US5410545A (en) * | 1992-07-28 | 1995-04-25 | Digital Equipment Corporation | Long-term storage of controller performance |
US5495491A (en) * | 1993-03-05 | 1996-02-27 | Motorola, Inc. | System using a memory controller controlling an error correction means to detect and correct memory errors when and over a time interval indicated by registers in the memory controller |
US5511078A (en) * | 1992-11-30 | 1996-04-23 | International Business Machines Corporation | Method and apparatus for correction errors in a memory |
US5781918A (en) * | 1991-08-16 | 1998-07-14 | Cypress Semiconductor Corp. | Memory system and method for selecting a different number of data channels depending on bus size |
US5887146A (en) * | 1995-08-14 | 1999-03-23 | Data General Corporation | Symmetric multiprocessing computer with non-uniform memory access architecture |
US5987628A (en) * | 1997-11-26 | 1999-11-16 | Intel Corporation | Method and apparatus for automatically correcting errors detected in a memory subsystem |
US6101614A (en) * | 1994-05-24 | 2000-08-08 | Intel Corporation | Method and apparatus for automatically scrubbing ECC errors in memory via hardware |
US6292869B1 (en) * | 1998-08-31 | 2001-09-18 | International Business Machines Corporation | System and method for memory scrub during self timed refresh |
US20010029592A1 (en) * | 2000-01-25 | 2001-10-11 | Walker William J. | Memory sub-system error cleansing |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4209846A (en) * | 1977-12-02 | 1980-06-24 | Sperry Corporation | Memory error logger which sorts transient errors from solid errors |
US4506362A (en) * | 1978-12-22 | 1985-03-19 | Gould Inc. | Systematic memory error detection and correction apparatus and method |
US4319356A (en) * | 1979-12-19 | 1982-03-09 | Ncr Corporation | Self-correcting memory system |
US4371930A (en) * | 1980-06-03 | 1983-02-01 | Burroughs Corporation | Apparatus for detecting, correcting and logging single bit memory read errors |
JPS6134793A (en) * | 1984-07-27 | 1986-02-19 | Hitachi Ltd | Diagnosing and error correcting device in dynamic memory device |
JPH0194599A (en) * | 1987-10-05 | 1989-04-13 | Mitsubishi Electric Corp | Semiconductor memory device |
US5233614A (en) * | 1991-01-07 | 1993-08-03 | International Business Machines Corporation | Fault mapping apparatus for memory |
US5890198A (en) * | 1996-10-22 | 1999-03-30 | Micron Technology, Inc. | Intelligent refresh controller for dynamic memory devices |
-
1999
- 1999-06-18 US US09/335,992 patent/US6560725B1/en not_active Expired - Fee Related
-
2003
- 2003-03-14 US US10/389,666 patent/US20030135794A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4438494A (en) * | 1981-08-25 | 1984-03-20 | Intel Corporation | Apparatus of fault-handling in a multiprocessing system |
US4964130A (en) * | 1988-12-21 | 1990-10-16 | Bull Hn Information Systems Inc. | System for determining status of errors in a memory subsystem |
US5127014A (en) * | 1990-02-13 | 1992-06-30 | Hewlett-Packard Company | Dram on-chip error correction/detection |
US5263032A (en) * | 1991-06-27 | 1993-11-16 | Digital Equipment Corporation | Computer system operation with corrected read data function |
US5781918A (en) * | 1991-08-16 | 1998-07-14 | Cypress Semiconductor Corp. | Memory system and method for selecting a different number of data channels depending on bus size |
US5410545A (en) * | 1992-07-28 | 1995-04-25 | Digital Equipment Corporation | Long-term storage of controller performance |
US5511078A (en) * | 1992-11-30 | 1996-04-23 | International Business Machines Corporation | Method and apparatus for correction errors in a memory |
US5495491A (en) * | 1993-03-05 | 1996-02-27 | Motorola, Inc. | System using a memory controller controlling an error correction means to detect and correct memory errors when and over a time interval indicated by registers in the memory controller |
US6101614A (en) * | 1994-05-24 | 2000-08-08 | Intel Corporation | Method and apparatus for automatically scrubbing ECC errors in memory via hardware |
US5887146A (en) * | 1995-08-14 | 1999-03-23 | Data General Corporation | Symmetric multiprocessing computer with non-uniform memory access architecture |
US5987628A (en) * | 1997-11-26 | 1999-11-16 | Intel Corporation | Method and apparatus for automatically correcting errors detected in a memory subsystem |
US6292869B1 (en) * | 1998-08-31 | 2001-09-18 | International Business Machines Corporation | System and method for memory scrub during self timed refresh |
US20010029592A1 (en) * | 2000-01-25 | 2001-10-11 | Walker William J. | Memory sub-system error cleansing |
Cited By (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6859897B2 (en) * | 2000-03-02 | 2005-02-22 | Texas Instruments Incorporated | Range based detection of memory access |
US20040073845A1 (en) * | 2000-03-02 | 2004-04-15 | Swoboda Gary L. | Range based detection of memory access |
US20060031722A1 (en) * | 2004-08-04 | 2006-02-09 | International Business Machines Corporation | Apparatus, system, and method for active data verification in a storage system |
US7526686B2 (en) | 2004-08-04 | 2009-04-28 | International Business Machines Corporation | Apparatus, system, and method for active data verification in a storage system |
US20060077742A1 (en) * | 2004-10-11 | 2006-04-13 | Jae-Eung Shim | Memory devices configured to detect failure of temperature sensors thereof and methods of operating and testing same |
US7324398B2 (en) * | 2004-10-11 | 2008-01-29 | Samsung Electronics Co., Ltd. | Memory devices configured to detect failure of temperature sensors thereof and methods of operating and testing same |
US9892136B2 (en) | 2005-03-22 | 2018-02-13 | International Business Machines Corporation | Method and system for scrubbing data within a data storage subsystem |
US9208182B2 (en) | 2005-03-22 | 2015-12-08 | International Business Machines Corporation | Method and system for scrubbing data within a data storage subsystem |
US10169383B2 (en) | 2005-03-22 | 2019-01-01 | International Business Machines Corporation | Method and system for scrubbing data within a data storage subsystem |
US8745011B2 (en) | 2005-03-22 | 2014-06-03 | International Business Machines Corporation | Method and system for scrubbing data within a data storage subsystem |
US20070072588A1 (en) * | 2005-09-29 | 2007-03-29 | Teamon Systems, Inc. | System and method for reconciling email messages between a mobile wireless communications device and electronic mailbox |
US20070168754A1 (en) * | 2005-12-19 | 2007-07-19 | Xiv Ltd. | Method and apparatus for ensuring writing integrity in mass storage systems |
US20090167492A1 (en) * | 2006-03-01 | 2009-07-02 | Entrydata Pty Ltd | Identity verification and access control |
US20080313509A1 (en) * | 2006-03-14 | 2008-12-18 | Pradip Bose | Method and apparatus for preventing soft error accumulation in register arrays |
US7774654B2 (en) * | 2006-03-14 | 2010-08-10 | International Business Machines Corporation | Method and apparatus for preventing soft error accumulation in register arrays |
US20090204752A1 (en) * | 2006-10-20 | 2009-08-13 | Fujitsu Limited | Memory device and refresh adjusting method |
US8539310B2 (en) * | 2006-10-20 | 2013-09-17 | Fujitsu Limited | Memory device and refresh adjusting method |
US20090055584A1 (en) * | 2007-08-23 | 2009-02-26 | Ibm Corporation | Detection and correction of dropped write errors in a data storage system |
US7890815B2 (en) | 2007-08-23 | 2011-02-15 | International Business Machines Corporation | Detection and correction of dropped write errors in a data storage system |
US7793168B2 (en) * | 2007-08-23 | 2010-09-07 | International Business Machines Corporation | Detection and correction of dropped write errors in a data storage system |
US7873883B2 (en) | 2007-12-19 | 2011-01-18 | International Business Machines Corporation | Method for scrubbing storage in a computer memory |
US7661045B2 (en) * | 2007-12-19 | 2010-02-09 | International Business Machines Corporation | Method and system for enterprise memory management of memory modules |
US20090164842A1 (en) * | 2007-12-19 | 2009-06-25 | International Business Machines Corporation | Method and system for enterprise memory management of memory modules |
US20090164855A1 (en) * | 2007-12-19 | 2009-06-25 | International Business Machines Corporation | Method for scrubbing storage in a computer memory |
US7800974B2 (en) * | 2008-02-21 | 2010-09-21 | Freescale Semiconductor, Inc. | Adjustable pipeline in a memory circuit |
US20090213668A1 (en) * | 2008-02-21 | 2009-08-27 | Shayan Zhang | Adjustable pipeline in a memory circuit |
US20090222635A1 (en) * | 2008-03-03 | 2009-09-03 | David Carroll Challener | System and Method to Use Chipset Resources to Clear Sensitive Data from Computer System Memory |
US8312534B2 (en) | 2008-03-03 | 2012-11-13 | Lenovo (Singapore) Pte. Ltd. | System and method for securely clearing secret data that remain in a computer system memory |
US20090222915A1 (en) * | 2008-03-03 | 2009-09-03 | David Carroll Challener | System and Method for Securely Clearing Secret Data that Remain in a Computer System Memory |
US8156382B1 (en) * | 2008-04-29 | 2012-04-10 | Netapp, Inc. | System and method for counting storage device-related errors utilizing a sliding window |
US8621324B2 (en) * | 2010-12-10 | 2013-12-31 | Qualcomm Incorporated | Embedded DRAM having low power self-correction capability |
US20120151299A1 (en) * | 2010-12-10 | 2012-06-14 | Qualcomm Incorporated | Embedded DRAM having Low Power Self-Correction Capability |
KR101565305B1 (en) | 2010-12-10 | 2015-11-04 | 퀄컴 인코포레이티드 | Embedded dram having low power self-correction capability |
US8843808B2 (en) | 2011-06-30 | 2014-09-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | System and method to flag a source of data corruption in a storage subsystem using persistent source identifier bits |
US20140092698A1 (en) * | 2012-09-28 | 2014-04-03 | SK Hynix Inc. | Semiconductor device and operating method thereof |
US8873327B2 (en) * | 2012-09-28 | 2014-10-28 | SK Hynix Inc. | Semiconductor device and operating method thereof |
US11863998B1 (en) | 2013-06-26 | 2024-01-02 | Cable Television Laboratories, Inc. | Capacity sharing between wireless systems |
US20150006998A1 (en) * | 2013-06-28 | 2015-01-01 | International Business Machines Corporation | Memory scrub management |
US9727413B2 (en) * | 2013-06-28 | 2017-08-08 | International Business Machines Corporation | Flash memory scrub management |
JP2016530655A (en) * | 2013-09-24 | 2016-09-29 | インテル・コーポレーション | Using error correction pointers to handle errors in memory |
US10091769B2 (en) | 2014-07-29 | 2018-10-02 | Cable Television Laboratories, Inc. | LTE signaling in RF bands with competing communication systems |
US10924214B2 (en) | 2014-07-29 | 2021-02-16 | Cable Television Laboratories, Inc. | Downlink power control for interference mitigation in competing communication systems |
US10122494B2 (en) * | 2014-07-29 | 2018-11-06 | Cable Television Laboratories, Inc. | Systems and methods for providing resilience to LTE signaling interference in WiFi |
US20170134118A1 (en) * | 2014-07-29 | 2017-05-11 | Cable Television Laboratories, Inc. | Systems and methods for providing resilience to lte signaling interference in wifi |
US11811531B1 (en) | 2014-07-29 | 2023-11-07 | Cable Television Laboratories, Inc. | Downlink power control for interference mitigation in competing communication systems |
US11677501B2 (en) | 2014-07-29 | 2023-06-13 | Cable Television Laboratories, Inc. | Increased spectrum efficiency in nomadic or stationary mobility environments |
US10715277B2 (en) | 2014-07-29 | 2020-07-14 | Cable Television Laboratories, Inc. | Systems and methods for providing resilience to LTE signaling interference in WiFi |
US9583219B2 (en) | 2014-09-27 | 2017-02-28 | Qualcomm Incorporated | Method and apparatus for in-system repair of memory in burst refresh |
US11483101B2 (en) | 2015-05-14 | 2022-10-25 | Cable Television Laboratories, Inc. | Uplink channel reservation with conflicting wireless communications |
US10599504B1 (en) * | 2015-06-22 | 2020-03-24 | Amazon Technologies, Inc. | Dynamic adjustment of refresh rate |
US10725856B2 (en) * | 2017-01-09 | 2020-07-28 | Micron Technology, Inc. | Error correction to reduce a failure in time rate |
US20180196614A1 (en) * | 2017-01-09 | 2018-07-12 | Micron Technology, Inc. | Error correction |
US11080135B2 (en) | 2017-06-27 | 2021-08-03 | Intel Corporation | Methods and apparatus to perform error detection and/or correction in a memory device |
WO2019000206A1 (en) * | 2017-06-27 | 2019-01-03 | Intel Corporation | Methods and apparatus to perform error detection and/or correction in a memory device |
WO2020247149A1 (en) * | 2019-06-06 | 2020-12-10 | Micron Technology, Inc. | Scrub rate control for a memory device |
US11169730B2 (en) | 2019-06-06 | 2021-11-09 | Micron Technology, Inc. | Scrub rate control for a memory device |
US11748021B2 (en) | 2019-06-06 | 2023-09-05 | Micron Technology, Inc. | Scrub rate control for a memory device |
US11500555B2 (en) * | 2020-09-04 | 2022-11-15 | Micron Technology, Inc. | Volatile memory to non-volatile memory interface for power management |
US11960738B2 (en) | 2020-09-04 | 2024-04-16 | Micron Technology, Inc. | Volatile memory to non-volatile memory interface for power management |
Also Published As
Publication number | Publication date |
---|---|
US6560725B1 (en) | 2003-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6560725B1 (en) | Method for apparatus for tracking errors in a memory system | |
US7793172B2 (en) | Controlled reliability in an integrated circuit | |
US7328365B2 (en) | System and method for providing error check and correction in memory systems | |
KR100714487B1 (en) | Dynamic random access memory and a refresh cycle settlement method for the same | |
JP6592305B2 (en) | Memory device and memory module | |
US6838331B2 (en) | Method and system for dynamically operating memory in a power-saving error correction mode | |
KR100337218B1 (en) | Computer ram memory system with enhanced scrubbing and sparing | |
KR100305311B1 (en) | Refresh period control apparatus and method, and computer | |
US7099221B2 (en) | Memory controller method and system compensating for memory cell data losses | |
US8347154B2 (en) | Use of hashing function to distinguish random and repeat errors in a memory system | |
US4532628A (en) | System for periodically reading all memory locations to detect errors | |
US8555137B2 (en) | Method and system for reducing volatile DRAM power budget | |
US8640005B2 (en) | Method and apparatus for using cache memory in a system that supports a low power state | |
US7124329B2 (en) | Implementing memory failure analysis in a data processing system | |
US20030097608A1 (en) | System and method for scrubbing errors in very large memories | |
US7197670B2 (en) | Methods and apparatuses for reducing infant mortality in semiconductor devices utilizing static random access memory (SRAM) | |
US20090070647A1 (en) | Scheduling of Background Scrub Commands to Reduce High Workload Memory Request Latency | |
US8352819B2 (en) | State retention using a variable retention voltage | |
US7882314B2 (en) | Efficient scheduling of background scrub commands | |
US20090249169A1 (en) | Systems, methods, and apparatuses to save memory self-refresh power | |
US20100107010A1 (en) | On-line memory testing | |
US20060101304A1 (en) | Disk array subsystem | |
US20180081570A1 (en) | Memory system and processor system | |
US20150331732A1 (en) | Memory device having storage for an error code correction event count | |
US20080189481A1 (en) | Methods and systems for storing data based on a reliability requirement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |