US20030122179A1 - Method of manufacturing a field effect transistor having a two-layered gate electrode - Google Patents
Method of manufacturing a field effect transistor having a two-layered gate electrode Download PDFInfo
- Publication number
- US20030122179A1 US20030122179A1 US10/325,822 US32582202A US2003122179A1 US 20030122179 A1 US20030122179 A1 US 20030122179A1 US 32582202 A US32582202 A US 32582202A US 2003122179 A1 US2003122179 A1 US 2003122179A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- film
- forming
- refractory metal
- lower gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005669 field effect Effects 0.000 title claims abstract description 47
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 25
- 230000004888 barrier function Effects 0.000 claims abstract description 177
- 239000010949 copper Substances 0.000 claims abstract description 131
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 124
- 229910052802 copper Inorganic materials 0.000 claims abstract description 124
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 99
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 99
- 239000010703 silicon Substances 0.000 claims abstract description 99
- 239000000758 substrate Substances 0.000 claims abstract description 62
- 238000009792 diffusion process Methods 0.000 claims abstract description 58
- 239000010410 layer Substances 0.000 claims description 82
- 239000003870 refractory metal Substances 0.000 claims description 81
- 239000011229 interlayer Substances 0.000 claims description 63
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 56
- 238000005530 etching Methods 0.000 claims description 56
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 56
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 36
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 36
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 32
- 238000000034 method Methods 0.000 claims description 31
- 150000004767 nitrides Chemical class 0.000 claims description 29
- 229910021332 silicide Inorganic materials 0.000 claims description 29
- 239000012535 impurity Substances 0.000 claims description 25
- 239000000463 material Substances 0.000 claims description 19
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 18
- 150000001875 compounds Chemical class 0.000 claims description 15
- 239000011810 insulating material Substances 0.000 claims description 14
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- 230000015572 biosynthetic process Effects 0.000 claims description 11
- 238000000137 annealing Methods 0.000 claims description 10
- 229910052757 nitrogen Inorganic materials 0.000 claims description 9
- 238000005121 nitriding Methods 0.000 claims description 4
- 239000002245 particle Substances 0.000 claims description 3
- 229910052582 BN Inorganic materials 0.000 claims 5
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 claims 5
- 239000010408 film Substances 0.000 description 304
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 28
- 229920005591 polysilicon Polymers 0.000 description 28
- 150000002500 ions Chemical class 0.000 description 16
- 238000004544 sputter deposition Methods 0.000 description 14
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 11
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 11
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 10
- 238000001312 dry etching Methods 0.000 description 9
- 238000001020 plasma etching Methods 0.000 description 9
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 8
- 230000001133 acceleration Effects 0.000 description 8
- 239000005380 borophosphosilicate glass Substances 0.000 description 8
- 239000007789 gas Substances 0.000 description 8
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 6
- 229910017052 cobalt Inorganic materials 0.000 description 6
- 239000010941 cobalt Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 239000010936 titanium Substances 0.000 description 6
- 229910052719 titanium Inorganic materials 0.000 description 6
- 229910052721 tungsten Inorganic materials 0.000 description 6
- 239000010937 tungsten Substances 0.000 description 6
- 238000001039 wet etching Methods 0.000 description 6
- 230000007423 decrease Effects 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- -1 tungsten nitride Chemical class 0.000 description 5
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 230000004913 activation Effects 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 230000000593 degrading effect Effects 0.000 description 4
- 238000002844 melting Methods 0.000 description 4
- 230000008018 melting Effects 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000005498 polishing Methods 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 3
- 239000012299 nitrogen atmosphere Substances 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 239000012298 atmosphere Substances 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000005388 borosilicate glass Substances 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 229910001882 dioxygen Inorganic materials 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- WPPDFTBPZNZZRP-UHFFFAOYSA-N aluminum copper Chemical compound [Al].[Cu] WPPDFTBPZNZZRP-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- XTEGARKTQYYJKE-UHFFFAOYSA-N chloric acid Chemical compound OCl(=O)=O XTEGARKTQYYJKE-UHFFFAOYSA-N 0.000 description 1
- 229940005991 chloric acid Drugs 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 239000002244 precipitate Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4941—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a barrier layer between the silicon and the metal or metal silicide upper layer, e.g. Silicide/TiN/Polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28061—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
Definitions
- the present invention relates to a field effect transistor having a gate electrode with a multilayered structure of silicon and copper, and a method of manufacturing the field effect transistor.
- a gate electrode having a two-layered structure of polysilicon and copper has been proposed because of the low electrical resistance and better workability or chemical stability than that of gold or silver.
- a lower gate electrode 1403 of polysilicon is formed on a silicon substrate 1401 via a gate insulating film 1402 .
- An upper gate electrode 1405 of copper is formed on the lower gate electrode 1403 via a barrier film 1404 of, e.g., titanium nitride.
- a barrier film 1406 of, e.g., titanium nitride is formed on the upper gate electrode 1405 .
- the lower gate electrode 1403 and upper gate electrode 1405 form the gate electrode of the transistor.
- a side wall 1407 of silicon oxide is formed to cover the side surface of the gate electrode.
- a lightly doped impurity region 1408 is formed in the silicon substrate 1401 under the side wall 1407 .
- the silicon substrate 1401 has a source 1409 and drain 1410 which sandwich the lightly doped impurity region 1408 .
- the gate electrode comprising the lightly doped impurity region 1408 , source 1409 , drain 1410 , gate insulating film 1402 , and the gate electrode (comprising lower gate electrode 1403 and upper gate electrode 1405 ) form a field effect transistor having an LDD structure.
- This LDD structure suppresses the single channel effect.
- This transistor is covered with an interlayer insulating film 1411 of silicon oxide.
- a gate electrode interconnection 1412 and source electrode interconnection 1413 formed from, e.g., aluminum are formed on the interlayer insulating film 1411 .
- the gate electrode interconnection 1412 is connected to the upper gate electrode 1405 via the barrier film 1406 by a plug 1414 in the through hole formed in the interlayer insulating film 1411 .
- the plug 1414 is formed from tungsten.
- a barrier film 1414 a of, e.g., titanium nitride is formed on the side and bottom surfaces of the plug 1414 .
- the source electrode interconnection 1413 is connected to the source 1409 by a plug 1415 in the contact hole formed in the interlayer insulating film 1411 .
- the plug 1415 is also formed from tungsten.
- a barrier film 1415 a of, e.g., titanium nitride is formed on the side and button surfaces of the plug 1415 .
- Barrier films 1412 a and 1413 a of, e.g., titanium nitride are formed on the gate electrode interconnection 1412 and source electrode interconnection 1413 , respectively.
- a protective insulating film 1416 is formed on the interlayer insulating film 1411 to cover the interconnections such as the gate electrode interconnection 1412 and source electrode interconnection 1413 .
- the upper electrode 1405 of copper has the barrier films 1404 and 1406 on the lower and upper surfaces to suppress diffusion of copper to the lower polysilicon layer or upper metal interconnection formed from copper.
- a field effect transistor comprising a lower gate electrode formed from silicon on a silicon substrate via a gate insulating film, an upper gate electrode formed from copper above the lower gate electrode, a first barrier film having a conductivity capable of supplying to the lower gate electrode a current enough to drive a channel portion and formed to cover a lower surface of the upper gate electrode and impede diffusion of copper, a second barrier film having a lower end in contact with the first barrier film and formed to cover side surfaces of the upper gate electrode and impede diffusion of copper, a third barrier film having an end portion in contact with the second barrier film and formed to cover an upper surface of the upper gate electrode and impede diffusion of copper, and a source and drain formed in the silicon substrate to sandwich a region under the lower gate electrode.
- FIG. 1 is a sectional view schematically showing the structure of a field effect transistor according to the first embodiment of the present invention
- FIGS. 2A, 2B, 2 C, 2 D, 2 E, 2 F, 2 G, 2 H, 2 I, 2 J, 2 K, 2 L, 2 M, 2 N, 2 O, 2 P, 2 Q, and 2 R are sectional views for explaining a method of manufacturing the field effect transistor according to the first embodiment
- FIGS. 3A, 3B, 3 C, 3 D, 3 E, 3 F, 3 G, 3 H, 3 I, 3 J, 3 K, 3 L, 3 M, 3 N, 3 O, 3 P, and 3 Q are sectional views for explaining a method of manufacturing a field effect transistor according to the second embodiment of the present invention
- FIGS. 4A, 4B, 4 C, 4 D, 4 E, 4 F, 4 G, 4 H, and 4 I are sectional views for explaining another method of manufacturing the field effect transistor of the present invention.
- FIGS. 5A, 5B, 5 C, 5 D, 5 E, 5 F, 5 G, 5 H, 5 I, 5 J, and 5 R are sectional views for explaining still another method of manufacturing the field effect transistor of the present invention.
- FIG. 6 is a sectional view showing the structure of a conventional field effect transistor.
- FIG. 1 shows the structure of a field effect transistor according to the first embodiment.
- a lower gate electrode 103 of polysilicon is formed on a silicon substrate 101 via a gate insulating film 102 .
- An upper gate electrode 104 of copper is formed on the lower gate electrode 103 .
- a barrier film (first and second barrier films) 105 of tantalum nitride is formed to cover the lower and side surfaces of the upper gate electrode 104 .
- a barrier film (third barrier film) 106 is formed to cover the upper surface of the upper gate electrode 104 .
- the upper gate electrode 104 has a cylindrical structure covered with the barrier films 105 and 106 .
- the lower gate electrode 103 and upper gate electrode 104 form the gate electrode of the transistor.
- a side wall 107 of silicon oxide is formed to cover the side surface of the gate electrode.
- a lightly doped impurity region 108 is formed in the silicon substrate 101 under the side wall 107 .
- the silicon substrate 101 has a source 109 and drain 110 which sandwich the lightly doped impurity region 108 .
- the gate electrode comprising the lightly doped impurity region 108 , source 109 , drain 110 , gate insulating film 102 , lower gate electrode 103 , and upper gate electrode 104 forms a field effect transistor having an LDD structure.
- This LDD structure suppresses the single channel effect.
- the gate electrode has a multilayered structure of polysilicon and copper, so the resistance of the gate electrode can be reduced.
- an insulating film 202 having a thickness of about 6 nm is formed on the silicon substrate 101 by dry oxidation.
- the insulating film 202 is a prospective gate insulating film.
- a polysilicon film 203 having a thickness of about 70 nm is formed on the insulating film 202 by low-pressure CVD.
- a silicon nitride film 204 having a thickness of about 100 nm is formed on the polysilicon film 203 by low-pressure CVD.
- the silicon nitride film 204 and polysilicon film 203 are selectively removed by dry etching using a resist pattern 205 as a mask, thereby forming the lower gate electrode 103 and a sacrificial pattern 204 a.
- ions are selectively implanted using the sacrificial pattern 204 a and lower gate electrode 103 as a mask to form the lightly doped impurity region (LDD) 108 , as shown in FIG. 2C.
- LDD lightly doped impurity region
- As ions are implanted at an acceleration energy of 20 eV and a dose of about 3 ⁇ 10 13 cm ⁇ 2 .
- a silicon oxide film 206 is formed on the entire surface.
- silicon oxide is deposited by low-pressure CVD using TEOS as a source gas.
- the silicon oxide film 206 is etched back by reactive ion etching (RIE) having vertical anisotropy to form the side wall 107 on the side surfaces of the lower gate electrode 103 and sacrificial pattern 204 a , as shown in FIG. 3E.
- RIE reactive ion etching
- ions are selectively implanted using the sacrificial pattern 204 a , lower gate electrode 103 , and side wall 107 as a mask to form the source 109 and drain 110 .
- As ions are implanted at an acceleration energy of 30 eV and a dose of about 3 ⁇ 10 15 cm ⁇ 2 .
- Borophosphosilicate glass is deposited by CVD using ozone and TEOS as source gases to form a lower interlayer insulating film 209 having a thickness of about 500 nm, as shown in FIG. 2G.
- the lower interlayer insulating film 209 is planarized by oxide film CMP (Chemical Mechanical Polishing) to expose the upper surface of the sacrificial pattern 204 a , as shown in FIG. 2H.
- CMP Chemical Mechanical Polishing
- sacrificial pattern 204 a is selectively removed by wet etching using hot phosphoric acid to form a trench 210 surrounded by the side wall 107 and lower interlayer insulating film 209 on the lower gate electrode 103 , as shown in FIG. 2I. Since wet etching using hot phosphoric acid rarely etches silicon or silicon oxide, only the sacrificial pattern 204 a of silicon nitride can be selectively removed.
- the upper surface of the sacrificial pattern 204 a is exposed by removing the lower interlayer insulating film 209 by CMP.
- the upper surface of the sacrificial pattern 204 a may be exposed by the following technique.
- the lower interlayer insulating film may be planarized by reflow and then removed by, e.g., dry etching.
- borosilicate glass but also borophosphosilicate glass (BPSG) can be used as the lower interlayer insulating film.
- BPSG borophosphosilicate glass
- an SOG (Spin On Glass) material may be used as the lower interlayer insulating film.
- the planarized coat is etched back by, e.g., dry etching to expose the upper surface of the sacrificial pattern 204 a .
- the lower interlayer insulating film need not always be formed from silicate glass, and a silicon oxide or normal silicon film or silicon nitride film formed by CVD can be used.
- a tantalum nitride film is deposited on the lower interlayer insulating film 209 , including the bottom and side surfaces of the trench 210 , by sputtering to form a TaN film 211 having a thickness of about 10 nm. Subsequently, copper is deposited on the TaN film 211 to form a Cu layer 212 having a thickness of about 200 nm.
- the Cu layer 212 and TaN film 211 are removed by, e.g., metal film CMP to form, in the trench 210 , the upper gate electrode 104 formed from copper and having lower and side surfaces covered with the barrier film 105 of tantalum nitride, as shown in FIG. 2K.
- the surface of the lower interlayer insulating film 209 other than that of the upper gate electrode 104 is exposed.
- the about 10-nm thick barrier film 106 of silicon nitride is formed on the entire surface.
- silicon nitride is deposited by plasma CVD.
- a field effect transistor having a gate electrode constructed by the lower gate electrode 103 of polysilicon and the upper gate electrode 104 of copper, which is surrounded by the barrier films 105 and 106 , is formed.
- the barrier film 106 need not be formed on the lower interlayer insulating film 209 . As shown in FIG. 1, the barrier film 106 may be formed in only a region where the barrier film 106 covers the upper gate electrode 104 . In this case, since the barrier film 106 is not present on the lower interlayer insulating film 209 , the barrier film 106 may be formed from, e.g., tantalum nitride having the same conductivity type as that of the barrier film 105 .
- an interlayer insulating film 111 having a thickness of about 500 nm is formed on the barrier film 106 using silicon oxide (BPSG) containing boron and phosphorus, as shown in FIG. 2M.
- BPSG silicon oxide
- This film is formed by CVD using oxygen gas and TEOS as source gases.
- a contact hole 112 and through hole 113 are formed. These holes are formed by anisotropic dry etching using, as a mask, a resist pattern formed by known photolithography.
- the source 109 in the silicon substrate 101 is exposed to the bottom surface of the contact hole 112 .
- the upper surface of the upper gate electrode 104 is exposed to the bottom surface of the through hole 113 .
- a barrier film 114 having a two-layered structure of titanium nitride and titanium is formed on the interlayer insulating film 111 , including the side and bottom surfaces of the contact hole 112 and through hole 113 .
- the barrier film 114 is formed by CVD, and the titanium nitride film and titanium film are about 50 and 10 nm thick, respectively.
- a 400-nm thick W film 115 of tungsten is formed on the barrier film 114 by, e.g., low-pressure CVD.
- the W film 115 is removed by, e.g., dry etching such that the contact hole 112 and through hole 113 are kept filled with the W film. With this process, plugs 112 a and 113 a are formed (FIG. 2Q). After that, a 500-nm thick alloy film 115 a of an aluminum-copper alloy containing about 1% copper is formed by sputtering. In addition, a 30-nm thick barrier film 116 of titanium nitride is formed by sputtering.
- the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed after the high-temperature annealing for activation for forming the source and drain. Hence, the upper gate electrode can be formed using copper having a relatively low melting point.
- tantalum nitride is used to form the barrier film (first and second barrier films) 105 .
- a nitride (a compound of a refractory metal, silicon, and nitrogen) such as titanium nitride, tungsten nitride, tantalum nitride, molybdenum nitride, nitride of titanium silicide, or nitride of tungsten silicide, or a metal material such as tantalum or titanium-tungsten may be used.
- barrier films first to third barrier films
- a material that contains no oxygen and has a function of impeding diffusion of copper may be used. Since the upper gate electrode is formed from copper, oxidation of copper can be suppressed using a material containing no oxygen.
- the barrier film (first barrier film) on the lower surface of the upper gate electrode silicon nitride may be used.
- This barrier film only need have a conductivity that supplies to the lower gate electrode a current enough to drive the channel portion. For this reason, a silicon nitride film can be used as far as it has a thickness enough to allow the tunnel current to flow.
- the barrier film can be formed by nitriding the surface of the lower gate electrode to, e.g., about 2 nm.
- the barrier film (second barrier film) formed on the side surface of the upper electrode of copper and the barrier film (first barrier film) formed between the upper electrode and the lower electrode may be a multilayered film having two or more layers.
- the diffusion species readily precipitates to the interface or grain boundary (when the film is polycrystalline) of the solid-state material.
- the multilayered film is preferably formed from refractory metals or a composite film of refractory metals. For example, a composite film of Ta and TaN can be used.
- a metal such as copper is rarely diffused into a thermally stable metal nitride.
- a nitride film of a refractory metal is used as the barrier film, the number of point defects decreases, and diffusion of copper via the point defects can be suppressed.
- the operation performance of the field effect transistor can be effectively improved. This is because formation of any Schottky barrier is suppressed and contact resistance is reduced at the interface between a silicide and silicon.
- the first barrier film having a multilayered structure includes a film formed from a refractory metal, that is in contact with copper, the adhesion between copper and the first barrier film can be effectively improved.
- a compound of a refractory metal, silicon, and nitrogen in contact with the lower electrode of silicon as part of the first barrier film having a multilayered structure is also effective to improve the yield of device manufacturing. This is because the compound has good adhesion with silicon.
- Such compound is formed by, e.g., forming a tungsten nitride film in the trench by CVD, reactive collimation sputtering, or the like and annealing the film at a temperature of about 500° C. Since the compound is formed by reaction between silicon and the refractory metal, adhesion with silicon is improved.
- a gate insulating film 602 having a thickness of about 6 nm is formed on a silicon substrate 601 by dry oxidation.
- a polysilicon film 703 having a thickness of about 50 nm and doped with an n-type impurity is formed on the gate insulating film 602 by low-pressure CVD.
- a silicon oxide film 704 having a thickness of about 10 nm is formed on the polysilicon film 703 by CVD.
- a polysilicon film 705 having a thickness of about 100 to 300 nm is formed on the silicon oxide film 704 by CVD.
- the polysilicon film 705 , silicon oxide film 704 , and polysilicon film 703 are selectively removed by dry etching using a resist pattern 706 as a mask to form a lower gate electrode 603 , etching stopper layer 704 a , and sacrificial pattern 705 a.
- ions are selectively implanted using the sacrificial pattern 705 a and lower gate electrode 603 as a mask to form a lightly doped impurity region (LDD) 608 , as shown in FIG. 3C.
- LDD lightly doped impurity region
- As ions are implanted at an acceleration energy of 20 eV and a dose of about 1 ⁇ 10 13 cm ⁇ 2 .
- a silicon oxide film 707 is formed on the entire surface.
- silicon oxide is deposited by low-pressure CVD using TEOS as a source gas.
- the silicon oxide film 707 is etched back by reactive ion etching (RIE) having vertical anisotropy to form a side wall 607 on the side surfaces of the lower gate electrode 603 and sacrificial pattern 705 a , as shown in FIG. 3E.
- This side wall 607 may be formed from silicon nitride.
- the silicon nitride film can be formed like the silicon oxide film.
- ions are selectively implanted using the sacrificial pattern 705 a , lower gate electrode 603 , and side wall 607 as a mask to form a source 609 and drain 610 .
- As ions are implanted at an acceleration energy of 30 eV and a dose of about 2 ⁇ 10 15 cm ⁇ 2 .
- the impurity-doped region formed by ion implantation is heated in, e.g., a nitrogen atmosphere at 800° C. for 10 min and at 1,000° C. for 10 sec to reduce defects and activate the impurity.
- Borophosphosilicate glass is deposited by CVD using ozone and TEOS as source gases.
- the BPSG is heated and reflowed to form a lower interlayer insulating film 709 having a thickness of about 400 to 600 nm, as shown in FIG. 3G.
- the lower interlayer insulating film 709 is removed by a predetermined thickness by oxide film CMP (Chemical Mechanical Polishing) to expose the upper surface of the sacrificial pattern 705 a , as shown in FIG. 3H.
- CMP Chemical Mechanical Polishing
- a tantalum nitride film is deposited on the lower interlayer insulating film 709 , including the bottom and side surfaces of the trench 710 , by sputtering to form a TaN film 711 having a thickness of about 10 nm.
- copper is deposited on the TaN film 711 , and the deposited copper is heated and reflowed to form a Cu layer 712 having a flat surface and a thickness of about 100 to 500 nm.
- the Cu layer 712 and TaN film 711 are removed by, e.g., metal film CMP to form an upper gate electrode 604 of copper, whose lower and side surfaces are covered with a barrier film 605 of tantalum nitride, as shown in FIG. 3M.
- the surface of the lower interlayer insulating film 709 other than that of the upper gate electrode 604 is exposed.
- a multilayered structure of a refractory metal and refractory metal nitride such as TaN/Ta or Ta/TaN/Ta may be formed.
- any increase in layer resistance can be suppressed even when the layer resistance of the gate electrode and the trench width decrease.
- collimation sputtering particles sputtered from the material target by a plasma, which contribute to film formation, are incident on the substrate almost vertically through a collimator. For this reason, the film formed on the side surface of the trench becomes thinner than that formed on the bottom surface.
- the resistivity of the barrier film material is higher than that of copper, and the film on the side surface is thick, the resistance increases in proportion to the film thickness.
- the trench width becomes small, the layer resistance increases.
- the film formed on the side wall in the trench is preferably made thin using collimation sputtering.
- ionization sputtering ionized material particles ionized by a bias voltage applied to the substrate are made incident on the substrate almost at 90 degrees and deposited to form a film by a bias voltage applied to the substrate. With this method as well, the film formed on the side wall in the trench can be made thin.
- a 10- to 100-nm thick barrier film 606 of titanium oxide or silicon nitride is formed on the entire surface.
- the barrier film is formed by, e.g., reactive sputtering.
- a field effect transistor having a gate electrode constructed by the lower gate electrode 603 of polysilicon and the upper gate electrode 604 of copper, which is surrounded by the barrier films 605 and 606 , is formed.
- the barrier film 606 need not be formed on the lower interlayer insulating film 709 .
- the barrier film 606 may be formed in only a region where the barrier film 606 covers the upper gate electrode 604 .
- the barrier film 606 since the barrier film 606 is not present on the lower interlayer insulating film 709 , the barrier film 606 may be formed from, e.g., tantalum nitride, like the barrier film 605 .
- an interlayer insulating film 713 having a thickness of about 100 to 500 nm is formed on the barrier film 606 using silicon oxide (BPSG) containing boron and phosphorus, as shown in FIG. 30.
- BPSG silicon oxide
- This film is formed by CVD using oxygen gas and TEOS as source gases.
- contact holes 612 and 613 are formed. These holes are formed by anisotropic dry etching using, as a mask, a resist pattern formed by known photolithography.
- the source 609 in the silicon substrate 601 is exposed to the bottom surface of the contact hole 612 .
- the drain 610 in the silicon substrate 601 is exposed to the bottom surface of the contact hole 613 .
- a source electrode interconnection 616 and drain electrode interconnection 617 of, e.g., aluminum are formed via the contact holes 612 and 613 .
- the gate electrode has a multilayered structure of polysilicon and copper, the resistance of the gate electrode can be reduced.
- the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed after the high-temperature annealing for activation for forming the source and drain. Hence, the upper gate electrode can be formed using copper having a relatively low melting point.
- the side wall may be formed from silicon nitride.
- the side wall can be used as a barrier film (second barrier film) arranged on the side surface of the above-described upper gate electrode.
- a barrier film need not be separately formed on the side surface of the upper gate electrode. More specifically, instead of depositing a tantalum nitride film on the lower interlayer insulating film 209 , including the bottom and side surfaces of the trench 210 , by sputtering, as shown in FIG. 2J, the first barrier film is formed by nitriding the upper portion of the lower electrode 103 to about 2 nm. As described above, since a tunnel current flows through a silicon nitride film as thin as about 2 nm, electrical connection to the upper gate electrode has no disadvantage.
- a material having another conductivity type and capable of impeding diffusion of copper may be formed on the lower electrode 103 .
- the upper gate electrode 104 is formed on the first barrier film, the lower and side surfaces of the upper gate electrode 104 are covered with silicon nitride that impedes diffusion of copper. With the processes from FIG. 2L, the field effect transistor according to the present invention can be obtained.
- the interconnection can be easily connected to the upper electrode.
- the reason for this is as follows. A contact hole is formed in the interlayer insulating film formed on the upper electrode, and an interconnection is connected to the upper electrode through the contact hole.
- silicon nitride is rarely etched by etching the interlayer insulating film of silicon oxide. For this reason, even when the contact hole formation position slightly shifts, the side wall is hard to be not etched off.
- the underlying layers are processed using the resist pattern 706 as a mask, as shown in FIG. 3B.
- the underlying layers may be processed using a hard mask of silicon oxide.
- a refractory metal silicide can be selectively formed in the source and drain regions.
- a gate insulating film 602 having a thickness of about 6 nm is formed on a silicon substrate 601 .
- a polysilicon film 703 having a thickness of about 50 nm and doped with an n-type impurity is formed on the gate insulating film 602 by low-pressure CVD.
- a silicon oxide film 704 having a thickness of about 10 nm is formed on the polysilicon film 703 by CVD.
- a polysilicon film 705 having a thickness of about 100 to 300 nm is formed on the silicon oxide film 704 by CVD.
- a silicon oxide film 1001 is formed on the polysilicon film 705 .
- a silicon nitride film may be formed.
- the polysilicon film 705 , silicon oxide film 704 , polysilicon film 703 , and silicon oxide film 1001 are selectively removed by dry etching using the resist pattern 706 as a mask to form a lower gate electrode 603 , etching stopper layer 704 a , and sacrificial pattern 705 a , and also a hard mask 1001 a , as shown in FIG. 4B.
- LDD lightly doped impurity region
- silicon oxide is deposited by low-pressure CVD using TEOS as a source gas to form a silicon oxide film 707 on the entire surface.
- the silicon oxide film 707 is etched back by reactive ion etching (RIE) having vertical anisotropy to form the side wall 607 on the side surfaces of the lower gate electrode 603 and sacrificial pattern 705 a , as shown in FIG. 4E.
- RIE reactive ion etching
- a region of the gate insulating film 602 which is not covered with the lower gate electrode 603 and side wall 607 , is removed.
- the side wall 607 may be formed from silicon nitride.
- the silicon nitride film can be formed like the silicon oxide film.
- ions are selectively implanted using the sacrificial pattern 705 a , lower gate electrode 603 , side wall 607 , and hard mask 1001 a as a mask to form a source 609 and drain 610 .
- As ions are implanted at an acceleration energy of 30 eV and a dose of about 2 ⁇ 10 15 cm ⁇ 2 .
- the impurity-doped region formed by ion implantation is annealed in, e.g., a nitrogen atmosphere at 800° C. for 10 min and at 1,000° C. for 10 sec to reduce defects and activate the impurity.
- the hard mask 1001 a Since the hard mask 1001 a is used, no silicide is formed on the sacrificial pattern 705 a of silicon, and a silicide can be formed on the surface in the source and drain regions in a self-aligned manner. As shown in FIG. 4F, a 10- to 20-nm thick cobalt film is formed on the entire surface by, e.g., sputtering to form a refractory metal film 1002 .
- the resultant structure is annealed by RTA (Rapid Thermal Anneal) to cause the underlying silicon layer (silicon substrate 601 ) to react with the refractory metal film 1002 , thereby selectively forming a silicide 1003 on the source 609 and drain 610 , as shown in FIG. 11G.
- This silicide is preferably formed at a temperature of 650° C. to 750° C.
- the atmosphere of annealing is preferably an inert atmosphere of nitrogen, argon, or the like.
- the underlying silicon and unreacted cobalt are selectively removed by wet etching using a mixed solution of chloric acid, hydrogen peroxide, and water, as shown in FIG. 4H.
- cobalt nitride is formed.
- This cobalt nitride is also selectively removed by wet etching using a solution mixture of hydrochloric acid, hydrogen peroxide, and water.
- the structure is annealed at 750° C. to 850° C. by RTA again to reduce the resistance of the silicide.
- the refractory metal not cobalt but titanium (10 to 30 nm) may be used. When titanium is used, wet etching using a solution mixture of ammonia, hydrogen peroxide, and water is performed to remove excess titanium or titanium nitride after the silicide process.
- a lower interlayer insulating film 709 having a thickness of about 400 to 600 nm is formed, as in FIG. 3G.
- the lower interlayer insulating film 709 is removed by a predetermined thickness by oxide film CMP (Chemical Mechanical Polishing).
- the hard mask 1001 a is also removed to expose the upper surface of the sacrificial pattern 705 a.
- the silicide formation may be applied to the field effect transistor of the first embodiment.
- the gate insulating film 102 is simultaneously removed in correspondence with the source and drain to expose the surface of the silicon substrate 101 in correspondence with the source and drain.
- the source 109 and drain 110 are formed.
- a refractory metal film of, e.g., cobalt or titanium is formed on the entire surface, a silicide can be selectively formed on the source and drain, as in FIGS. 4F to 4 H.
- the sacrificial pattern 204 a is formed from silicon nitride, and the side wall 107 is formed from silicon oxide, no silicide is formed thereon.
- the silicide can be easily selectively formed on the source and drain.
- an insulating film 202 having a thickness of about 6 nm is formed on a silicon substrate 101 by dry oxidation.
- the insulating film 202 is a prospective gate insulating film.
- a polysilicon film 203 having a thickness of about 70 nm is formed on the insulating film 202 by low-pressure CVD
- a tantalum nitride film is deposited on the polysilicon film 203 by sputtering, and a TaN film 1201 having a thickness of about 10 nm is formed thereon.
- a silicon nitride film 204 having a thickness of about 100 nm is formed on the TaN film 1201 by low-pressure CVD.
- the silicon nitride film 204 , TaN film 1201 , and polysilicon film 203 are selectively removed by dry etching using a resist pattern 205 as a mask to form a lower gate electrode 103 and sacrificial pattern 204 a , and also a barrier film (first barrier film) 1201 a sandwiched therebetween.
- ions are selectively implanted using the sacrificial pattern 204 a and/lower gate electrode 103 as a mask to form a lightly doped impurity region (LDD) 108 .
- LDD lightly doped impurity region
- As ions are implanted at an acceleration energy of 20 eV and a dose of about 3 ⁇ 10 13 cm ⁇ 2 .
- a silicon nitride film 206 a is formed on the entire surface.
- the silicon nitride film 206 a is etched back by reactive ion etching (RIE) having vertical anisotropy to form a side wall 107 a on the side surfaces of the lower gate electrode 103 , barrier film 1201 a , and sacrificial pattern 204 a , as shown in FIG. 5E.
- RIE reactive ion etching
- the side wall 107 a is formed from silicon nitride and therefore can be used as a second barrier film for suppressing diffusion of copper.
- ions are selectively implanted using the sacrificial pattern 204 a , lower gate electrode 103 , and side wall 107 a as a mask to form a source 109 and drain 110 .
- As ions are implanted at an acceleration energy of 30 eV and a dose of about 3 ⁇ 10 15 cm ⁇ 2 .
- Borophosphosilicate glass is deposited by CVD using ozone and TEOS as source gases to form a lower interlayer insulating film 209 having a thickness of about 500 nm, as shown in FIG. 5G.
- the lower interlayer insulating film 209 is planarized by oxide film CMP (Chemical Mechanical Polishing) to expose the upper surface of the sacrificial pattern 204 a , as shown in FIG. 5H.
- CMP Chemical Mechanical Polishing
- the sacrificial pattern 204 a is selectively removed under a condition for selectively etching silicon oxide to form a trench 210 surrounded by the side wall 107 a and lower interlayer insulating film 209 on the lower gate electrode 103 having an upper surface covered with the barrier film 1201 a , as shown in FIG. 5I.
- copper is deposited on the lower interlayer insulating film 209 (barrier film 1201 a ), including the bottom portion of the trench 210 , by sputtering to form a Cu layer 212 having a thickness of about 200 nm.
- the same processes as in FIGS. 2K to 2 Q are performed.
- the Cu layer 212 is removed by, e.g., metal film CMP to complete a field effect transistor in which the side wall 107 a is used as the second barrier film, as shown in FIG. 5R.
- a thin silicon oxide film may be formed before formation of the polysilicon film to form an etching stopper layer of silicon oxide between the barrier film (first barrier film) 1201 a and the sacrificial pattern 705 a .
- the sacrificial pattern 705 a can be more easily selectively removed.
- the etching stopper layer can be selectively removed from the barrier film or side wall by, e.g., wet etching using hydrofluoric acid. In this case, the lower interlayer insulating film 209 is also etched to some extent.
- the upper gate electrode can be formed to the same width as that of the lower gate electrode. For this reason, the width of the upper gate electrode becomes larger than that of the first embodiment, and the resistance of the upper gate electrode decreases.
- a field effect transistor comprises a lower gate electrode formed from silicon on a silicon substrate via a gate insulating film, an upper gate electrode formed from copper above the lower gate electrode, a first barrier film having a conductivity capable of supplying to the lower gate electrode a current enough to drive a channel portion and formed to cover a lower surface of the upper gate electrode and impede diffusion of copper, a second barrier film having a lower end in contact with the first barrier film and formed to cover side surfaces of the upper gate electrode and impede diffusion of copper, a third barrier film having an end portion in contact with the second barrier film and formed to cover an upper surface of the upper gate electrode and impede diffusion of copper, and a source and drain formed in the silicon substrate to sandwich a region under the lower gate electrode.
- the upper gate electrode is in contact with the remaining portions of the field effect transistor via the first to third barrier films. That is, diffusion of copper from the upper gate electrode can be impeded in any directions.
- copper can be used as the material of the gate electrode of the field effect transistor without degrading the characteristics of the transistor.
- a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming a sacrificial pattern on the lower gate electrode, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode and the sacrificial pattern, removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern, selectively removing only the sacrificial pattern to expose an upper surface of the lower gate electrode and form a trench in the first interlayer insulating film on the lower gate electrode, forming first and second barrier films having a conductivity for impeding diffusion of copper so as to cover the upper surface of the lower gate electrode and side surfaces of the trench,
- a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming an etching stopper layer on the lower gate electrode, forming a sacrificial pattern on the etching stopper layer, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode and the sacrificial pattern, selectively removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern and form a trench on the lower gate electrode, selectively removing the sacrificial pattern to expose an upper surface of the etching stopper layer, removing the etching stopper layer to expose an upper surface of the lower gate electrode, forming first and second barrier
- the upper gate electrode is formed in contact with the remaining portions of the field effect transistor via the first to third barrier films. That is, diffusion of copper from the upper gate electrode can be impeded in any directions.
- copper can be used as the material of the gate electrode of the field effect transistor without degrading the characteristics of the transistor.
- the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed after the high-temperature annealing for activation for forming the source and drain. As a result, the upper gate electrode can be formed using copper with a relatively low melting point.
- a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming a sacrificial pattern on the lower gate electrode, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a side wall of an insulating material for impeding diffusion of copper on side surfaces of the lower gate electrode and the sacrificial pattern, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode and the sacrificial pattern, removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern, selectively removing the sacrificial pattern to form a trench on the lower gate electrode, forming a first barrier film having a conductivity for impeding diffusion of copper so as to cover
- a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming an etching stopper layer on the lower gate electrode, forming a sacrificial pattern on the etching stopper layer, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a side wall of an insulating material for impeding diffusion of copper on two side surfaces of the lower gate electrode, the etching stopper layer, and the sacrificial pattern, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode, the etching stopper layer, and the sacrificial pattern, removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern, selectively removing the sa
- a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming an etching stopper layer on the lower gate electrode, forming a sacrificial pattern on the etching stopper layer, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a side wall of an insulating material for impeding diffusion of copper on two side surfaces of the lower gate electrode, the etching stopper layer, and the sacrificial pattern, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode, the etching stopper layer, and the sacrificial pattern, selectively removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern and form a trench on the
- the upper gate electrode is formed in contact with the remaining portions of the field effect transistor via the first to third barrier films. That is, diffusion of copper from the upper gate electrode can be impeded in any directions.
- copper can be used as the material of the gate electrode of the field effect transistor without degrading the characteristics of the transistor.
- the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed -after the high-temperature annealing for activation for forming the source and drain. As a result, the upper gate electrode can be formed using copper with a relatively low melting point.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A field effect transistor includes a lower gate electrode, upper gate electrode, first, second, and third barrier films, and source and drain. The lower gate electrode is formed from silicon on a silicon substrate via a gate insulating film. The upper gate electrode is formed from copper above the lower gate electrode. The first barrier film has a conductivity capable of supplying to the lower gate electrode a current enough to drive a channel portion, covers the lower surface of the upper gate electrode, and impedes diffusion of copper. The second barrier film has a lower end in contact with the first barrier film, covers the side surfaces of the upper gate electrode, and impedes diffusion of copper. The third barrier film has an end portion in contact with the second barrier film, covers the upper surface of the upper gate electrode, and impedes diffusion of copper. The source and drain are formed in the silicon substrate to sandwich a region under the lower gate electrode. A method of manufacturing the transistor is also disclosed.
Description
- The present invention relates to a field effect transistor having a gate electrode with a multilayered structure of silicon and copper, and a method of manufacturing the field effect transistor.
- In recent years, further shrinkage in feature size of LSIs has been studied to increase the performance and degree of integration. For such shrinkage in feature size, the resistance of the gate electrode of a field effect transistor must be decreased to attain high performance. For this purpose, use of a two-layered structure of a metal and polysilicon for a gate electrode has been examined.
- A gate electrode having a two-layered structure of polysilicon and copper has been proposed because of the low electrical resistance and better workability or chemical stability than that of gold or silver.
- The conventional field effect transistor will be described. As shown in FIG. 6, first, a
lower gate electrode 1403 of polysilicon is formed on asilicon substrate 1401 via agate insulating film 1402. Anupper gate electrode 1405 of copper is formed on thelower gate electrode 1403 via abarrier film 1404 of, e.g., titanium nitride. Abarrier film 1406 of, e.g., titanium nitride is formed on theupper gate electrode 1405. Thelower gate electrode 1403 andupper gate electrode 1405 form the gate electrode of the transistor. - A
side wall 1407 of silicon oxide is formed to cover the side surface of the gate electrode. A lightly dopedimpurity region 1408 is formed in thesilicon substrate 1401 under theside wall 1407. Thesilicon substrate 1401 has asource 1409 anddrain 1410 which sandwich the lightly dopedimpurity region 1408. - The gate electrode comprising the lightly doped
impurity region 1408,source 1409,drain 1410, gateinsulating film 1402, and the gate electrode (comprisinglower gate electrode 1403 and upper gate electrode 1405) form a field effect transistor having an LDD structure. This LDD structure suppresses the single channel effect. - This transistor is covered with an
interlayer insulating film 1411 of silicon oxide. Agate electrode interconnection 1412 andsource electrode interconnection 1413 formed from, e.g., aluminum are formed on theinterlayer insulating film 1411. Thegate electrode interconnection 1412 is connected to theupper gate electrode 1405 via thebarrier film 1406 by aplug 1414 in the through hole formed in theinterlayer insulating film 1411. Theplug 1414 is formed from tungsten. Abarrier film 1414 a of, e.g., titanium nitride is formed on the side and bottom surfaces of theplug 1414. - The
source electrode interconnection 1413 is connected to thesource 1409 by aplug 1415 in the contact hole formed in theinterlayer insulating film 1411. Theplug 1415 is also formed from tungsten. Abarrier film 1415 a of, e.g., titanium nitride is formed on the side and button surfaces of theplug 1415. - Barrier
films gate electrode interconnection 1412 andsource electrode interconnection 1413, respectively. A protectiveinsulating film 1416 is formed on theinterlayer insulating film 1411 to cover the interconnections such as thegate electrode interconnection 1412 andsource electrode interconnection 1413. - As described above, when the gate electrode has a two-layered structure of polysilicon and copper to reduce the resistance, the
upper electrode 1405 of copper has thebarrier films - However, copper is diffused into the silicon oxide film and therefore diffused through the
side wall 1407 and interlayer insulatingfilm 1411, which are formed from silicon oxide, as indicated by arrows in FIG. 6. When copper is diffused to thesilicon substrate 1401, a junction leakage current is generated, the ON current of the transistor is decreased, or the threshold value varies. When copper is diffused to the upper interconnection layer, a leakage current between the interconnections is generated. - It is therefore a principal object of the present invention to allow use of copper for the gate electrode of a field effect transistor without degrading the characteristics of the transistor.
- In order to achieve the above object, according to the present invention, there is provided a field effect transistor comprising a lower gate electrode formed from silicon on a silicon substrate via a gate insulating film, an upper gate electrode formed from copper above the lower gate electrode, a first barrier film having a conductivity capable of supplying to the lower gate electrode a current enough to drive a channel portion and formed to cover a lower surface of the upper gate electrode and impede diffusion of copper, a second barrier film having a lower end in contact with the first barrier film and formed to cover side surfaces of the upper gate electrode and impede diffusion of copper, a third barrier film having an end portion in contact with the second barrier film and formed to cover an upper surface of the upper gate electrode and impede diffusion of copper, and a source and drain formed in the silicon substrate to sandwich a region under the lower gate electrode.
- FIG. 1 is a sectional view schematically showing the structure of a field effect transistor according to the first embodiment of the present invention;
- FIGS. 2A, 2B,2C, 2D, 2E, 2F, 2G, 2H, 2I, 2J, 2K, 2L, 2M, 2N, 2O, 2P, 2Q, and 2R are sectional views for explaining a method of manufacturing the field effect transistor according to the first embodiment;
- FIGS. 3A, 3B,3C, 3D, 3E, 3F, 3G, 3H, 3I, 3J, 3K, 3L, 3M, 3N, 3O, 3P, and 3Q are sectional views for explaining a method of manufacturing a field effect transistor according to the second embodiment of the present invention;
- FIGS. 4A, 4B,4C, 4D, 4E, 4F, 4G, 4H, and 4I are sectional views for explaining another method of manufacturing the field effect transistor of the present invention;
- FIGS. 5A, 5B,5C, 5D, 5E, 5F, 5G, 5H, 5I, 5J, and 5R are sectional views for explaining still another method of manufacturing the field effect transistor of the present invention; and
- FIG. 6 is a sectional view showing the structure of a conventional field effect transistor.
- The embodiments of the present invention will be described below in detail with reference to the accompanying drawings.
- First Embodiment
- The first embodiment of the present invention will be described first.
- FIG. 1 shows the structure of a field effect transistor according to the first embodiment. In the field effect transistor of the first embodiment, first, a
lower gate electrode 103 of polysilicon is formed on asilicon substrate 101 via a gateinsulating film 102. Anupper gate electrode 104 of copper is formed on thelower gate electrode 103. A barrier film (first and second barrier films) 105 of tantalum nitride is formed to cover the lower and side surfaces of theupper gate electrode 104. A barrier film (third barrier film) 106 is formed to cover the upper surface of theupper gate electrode 104. Theupper gate electrode 104 has a cylindrical structure covered with thebarrier films lower gate electrode 103 andupper gate electrode 104 form the gate electrode of the transistor. - A
side wall 107 of silicon oxide is formed to cover the side surface of the gate electrode. A lightly dopedimpurity region 108 is formed in thesilicon substrate 101 under theside wall 107. Thesilicon substrate 101 has asource 109 anddrain 110 which sandwich the lightly dopedimpurity region 108. - The gate electrode comprising the lightly doped
impurity region 108,source 109,drain 110, gateinsulating film 102,lower gate electrode 103, andupper gate electrode 104 forms a field effect transistor having an LDD structure. This LDD structure suppresses the single channel effect. - As described above, in the field effect transistor of the first embodiment, the gate electrode has a multilayered structure of polysilicon and copper, so the resistance of the gate electrode can be reduced.
- In the first embodiment, since not only the upper and lower surfaces but also the side surface of the copper portion of the gate electrode is covered with a barrier film, diffusion of copper via the silicon oxide film can be suppressed. As a consequence, the problems due to diffusion of copper, i.e., the junction leakage current and the decrease in ON current of the transistor can be solved.
- A method of manufacturing the above-described field effect transistor of the first embodiment will be described next.
- First, as shown in FIG. 2A, an insulating
film 202 having a thickness of about 6 nm is formed on thesilicon substrate 101 by dry oxidation. The insulatingfilm 202 is a prospective gate insulating film. Subsequently, apolysilicon film 203 having a thickness of about 70 nm is formed on the insulatingfilm 202 by low-pressure CVD. Asilicon nitride film 204 having a thickness of about 100 nm is formed on thepolysilicon film 203 by low-pressure CVD. - As shown in FIG. 2B, the
silicon nitride film 204 andpolysilicon film 203 are selectively removed by dry etching using a resistpattern 205 as a mask, thereby forming thelower gate electrode 103 and asacrificial pattern 204 a. - After the resist
pattern 205 is removed, ions are selectively implanted using thesacrificial pattern 204 a andlower gate electrode 103 as a mask to form the lightly doped impurity region (LDD) 108, as shown in FIG. 2C. In this case, As ions are implanted at an acceleration energy of 20 eV and a dose of about 3×1013 cm−2. - As shown in FIG. 2D, a
silicon oxide film 206 is formed on the entire surface. To do this, silicon oxide is deposited by low-pressure CVD using TEOS as a source gas. - The
silicon oxide film 206 is etched back by reactive ion etching (RIE) having vertical anisotropy to form theside wall 107 on the side surfaces of thelower gate electrode 103 andsacrificial pattern 204 a, as shown in FIG. 3E. - Next, as shown in FIG. 2F, ions are selectively implanted using the
sacrificial pattern 204 a,lower gate electrode 103, andside wall 107 as a mask to form thesource 109 and drain 110. In this case, As ions are implanted at an acceleration energy of 30 eV and a dose of about 3×1015 cm−2. - Borophosphosilicate glass is deposited by CVD using ozone and TEOS as source gases to form a lower
interlayer insulating film 209 having a thickness of about 500 nm, as shown in FIG. 2G. - The lower
interlayer insulating film 209 is planarized by oxide film CMP (Chemical Mechanical Polishing) to expose the upper surface of thesacrificial pattern 204 a, as shown in FIG. 2H. - Only the
sacrificial pattern 204 a is selectively removed by wet etching using hot phosphoric acid to form atrench 210 surrounded by theside wall 107 and lowerinterlayer insulating film 209 on thelower gate electrode 103, as shown in FIG. 2I. Since wet etching using hot phosphoric acid rarely etches silicon or silicon oxide, only thesacrificial pattern 204 a of silicon nitride can be selectively removed. - In the above-described first embodiment, the upper surface of the
sacrificial pattern 204 a is exposed by removing the lowerinterlayer insulating film 209 by CMP. The upper surface of thesacrificial pattern 204 a may be exposed by the following technique. For example, when a material such as borosilicate glass that can be planarized by reflow is used, the lower interlayer insulating film may be planarized by reflow and then removed by, e.g., dry etching. Not only borosilicate glass but also borophosphosilicate glass (BPSG) can be used as the lower interlayer insulating film. - Alternatively, an SOG (Spin On Glass) material may be used as the lower interlayer insulating film. After the SOG material is applied and planarized, the planarized coat is etched back by, e.g., dry etching to expose the upper surface of the
sacrificial pattern 204 a. When the technique of planarizing the lower interlayer insulating film using CMP or an SOG material and then etching back the layer is to be used, the lower interlayer insulating film need not always be formed from silicate glass, and a silicon oxide or normal silicon film or silicon nitride film formed by CVD can be used. - As shown in FIG. 2J, a tantalum nitride film is deposited on the lower
interlayer insulating film 209, including the bottom and side surfaces of thetrench 210, by sputtering to form aTaN film 211 having a thickness of about 10 nm. Subsequently, copper is deposited on theTaN film 211 to form aCu layer 212 having a thickness of about 200 nm. - The
Cu layer 212 andTaN film 211 are removed by, e.g., metal film CMP to form, in thetrench 210, theupper gate electrode 104 formed from copper and having lower and side surfaces covered with thebarrier film 105 of tantalum nitride, as shown in FIG. 2K. The surface of the lowerinterlayer insulating film 209 other than that of theupper gate electrode 104 is exposed. - As shown in FIG. 2L, the about 10-nm
thick barrier film 106 of silicon nitride is formed on the entire surface. To do this, silicon nitride is deposited by plasma CVD. - With the above processes, a field effect transistor having a gate electrode constructed by the
lower gate electrode 103 of polysilicon and theupper gate electrode 104 of copper, which is surrounded by thebarrier films - The
barrier film 106 need not be formed on the lowerinterlayer insulating film 209. As shown in FIG. 1, thebarrier film 106 may be formed in only a region where thebarrier film 106 covers theupper gate electrode 104. In this case, since thebarrier film 106 is not present on the lowerinterlayer insulating film 209, thebarrier film 106 may be formed from, e.g., tantalum nitride having the same conductivity type as that of thebarrier film 105. - After this, an
interlayer insulating film 111 having a thickness of about 500 nm is formed on thebarrier film 106 using silicon oxide (BPSG) containing boron and phosphorus, as shown in FIG. 2M. This film is formed by CVD using oxygen gas and TEOS as source gases. - As shown in FIG. 2N, a
contact hole 112 and throughhole 113 are formed. These holes are formed by anisotropic dry etching using, as a mask, a resist pattern formed by known photolithography. Thesource 109 in thesilicon substrate 101 is exposed to the bottom surface of thecontact hole 112. The upper surface of theupper gate electrode 104 is exposed to the bottom surface of the throughhole 113. - Next, as shown in FIG. 20, a
barrier film 114 having a two-layered structure of titanium nitride and titanium is formed on theinterlayer insulating film 111, including the side and bottom surfaces of thecontact hole 112 and throughhole 113. Thebarrier film 114 is formed by CVD, and the titanium nitride film and titanium film are about 50 and 10 nm thick, respectively. - Subsequently, as shown in FIG. 2P, a 400-nm
thick W film 115 of tungsten is formed on thebarrier film 114 by, e.g., low-pressure CVD. - The
W film 115 is removed by, e.g., dry etching such that thecontact hole 112 and throughhole 113 are kept filled with the W film. With this process, plugs 112 a and 113 a are formed (FIG. 2Q). After that, a 500-nm thick alloy film 115 a of an aluminum-copper alloy containing about 1% copper is formed by sputtering. In addition, a 30-nmthick barrier film 116 of titanium nitride is formed by sputtering. - When the alloy film115 a and
barrier films source electrode interconnection 117 andgate electrode interconnection 118 are formed, as shown in FIG. 2R. - With the above manufacturing method, the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed after the high-temperature annealing for activation for forming the source and drain. Hence, the upper gate electrode can be formed using copper having a relatively low melting point.
- In the first embodiment, tantalum nitride is used to form the barrier film (first and second barrier films)105. However, the present invention is not limited to this. A nitride (a compound of a refractory metal, silicon, and nitrogen) such as titanium nitride, tungsten nitride, tantalum nitride, molybdenum nitride, nitride of titanium silicide, or nitride of tungsten silicide, or a metal material such as tantalum or titanium-tungsten may be used.
- As the above-described barrier films (first to third barrier films), a material that contains no oxygen and has a function of impeding diffusion of copper may be used. Since the upper gate electrode is formed from copper, oxidation of copper can be suppressed using a material containing no oxygen.
- As the barrier film (first barrier film) on the lower surface of the upper gate electrode, silicon nitride may be used. This barrier film only need have a conductivity that supplies to the lower gate electrode a current enough to drive the channel portion. For this reason, a silicon nitride film can be used as far as it has a thickness enough to allow the tunnel current to flow. In this case, the barrier film can be formed by nitriding the surface of the lower gate electrode to, e.g., about 2 nm.
- The barrier film (second barrier film) formed on the side surface of the upper electrode of copper and the barrier film (first barrier film) formed between the upper electrode and the lower electrode may be a multilayered film having two or more layers. In diffusion in a solid-state material, the diffusion species readily precipitates to the interface or grain boundary (when the film is polycrystalline) of the solid-state material. When the barrier film is formed as a multilayered film, a small amount of copper diffused to the interface between films can be captured, and diffusion of the diffusion species can be more effectively prevented. The multilayered film is preferably formed from refractory metals or a composite film of refractory metals. For example, a composite film of Ta and TaN can be used. A metal such as copper is rarely diffused into a thermally stable metal nitride. When a nitride film of a refractory metal is used as the barrier film, the number of point defects decreases, and diffusion of copper via the point defects can be suppressed.
- When a refractory metal silicide is formed in contact with the lower electrode of silicon as part of the first barrier film having a multilayered structure, the operation performance of the field effect transistor can be effectively improved. This is because formation of any Schottky barrier is suppressed and contact resistance is reduced at the interface between a silicide and silicon. When the first barrier film having a multilayered structure includes a film formed from a refractory metal, that is in contact with copper, the adhesion between copper and the first barrier film can be effectively improved.
- To form a compound of a refractory metal, silicon, and nitrogen in contact with the lower electrode of silicon as part of the first barrier film having a multilayered structure is also effective to improve the yield of device manufacturing. This is because the compound has good adhesion with silicon. Such compound is formed by, e.g., forming a tungsten nitride film in the trench by CVD, reactive collimation sputtering, or the like and annealing the film at a temperature of about 500° C. Since the compound is formed by reaction between silicon and the refractory metal, adhesion with silicon is improved.
- Second Embodiment
- The second embodiment of the present invention will be described next.
- A method of manufacturing a field effect transistor of the second embodiment will be described first.
- As shown in FIG. 3A, a
gate insulating film 602 having a thickness of about 6 nm is formed on asilicon substrate 601 by dry oxidation. Apolysilicon film 703 having a thickness of about 50 nm and doped with an n-type impurity is formed on thegate insulating film 602 by low-pressure CVD. Asilicon oxide film 704 having a thickness of about 10 nm is formed on thepolysilicon film 703 by CVD. Apolysilicon film 705 having a thickness of about 100 to 300 nm is formed on thesilicon oxide film 704 by CVD. - As shown in FIG. 3B, the
polysilicon film 705,silicon oxide film 704, andpolysilicon film 703 are selectively removed by dry etching using a resistpattern 706 as a mask to form alower gate electrode 603,etching stopper layer 704 a, andsacrificial pattern 705 a. - After the resist
pattern 706 is removed, ions are selectively implanted using thesacrificial pattern 705 a andlower gate electrode 603 as a mask to form a lightly doped impurity region (LDD) 608, as shown in FIG. 3C. In this case, As ions are implanted at an acceleration energy of 20 eV and a dose of about 1×1013 cm−2. - As shown in FIG. 3D, a
silicon oxide film 707 is formed on the entire surface. To do this, silicon oxide is deposited by low-pressure CVD using TEOS as a source gas. - The
silicon oxide film 707 is etched back by reactive ion etching (RIE) having vertical anisotropy to form aside wall 607 on the side surfaces of thelower gate electrode 603 andsacrificial pattern 705 a, as shown in FIG. 3E. Thisside wall 607 may be formed from silicon nitride. The silicon nitride film can be formed like the silicon oxide film. - Next, ions are selectively implanted using the
sacrificial pattern 705 a,lower gate electrode 603, andside wall 607 as a mask to form asource 609 and drain 610. In this case, As ions are implanted at an acceleration energy of 30 eV and a dose of about 2×1015 cm−2. The impurity-doped region formed by ion implantation is heated in, e.g., a nitrogen atmosphere at 800° C. for 10 min and at 1,000° C. for 10 sec to reduce defects and activate the impurity. - Borophosphosilicate glass is deposited by CVD using ozone and TEOS as source gases. The BPSG is heated and reflowed to form a lower
interlayer insulating film 709 having a thickness of about 400 to 600 nm, as shown in FIG. 3G. - The lower
interlayer insulating film 709 is removed by a predetermined thickness by oxide film CMP (Chemical Mechanical Polishing) to expose the upper surface of thesacrificial pattern 705 a, as shown in FIG. 3H. - Only the
sacrificial pattern 705 a is selectively removed by reactive ion etching with a high selectivity to the oxide film to form atrench 710 surrounded by theside wall 607 and lowerinterlayer insulating film 709 on thelower gate electrode 603, as shown in FIG. 3I. - As shown in FIG. 3J, the
etching stopper layer 704 a is removed by etching with selectivity to silicon oxide to expose the upper surface of thelower gate electrode 603 to the bottom surface of thetrench 710. - Next, as shown in FIG. 3K, a tantalum nitride film is deposited on the lower
interlayer insulating film 709, including the bottom and side surfaces of thetrench 710, by sputtering to form aTaN film 711 having a thickness of about 10 nm. As shown in FIG. 3L, copper is deposited on theTaN film 711, and the deposited copper is heated and reflowed to form aCu layer 712 having a flat surface and a thickness of about 100 to 500 nm. - In place of the
TaN film 711, a thin film of titanium nitride, tantalum, tungsten nitride, or titanium-tungsten may be used. TheCu layer 712 may be formed by electroplating or CVD. - Next, the
Cu layer 712 andTaN film 711 are removed by, e.g., metal film CMP to form anupper gate electrode 604 of copper, whose lower and side surfaces are covered with abarrier film 605 of tantalum nitride, as shown in FIG. 3M. The surface of the lowerinterlayer insulating film 709 other than that of theupper gate electrode 604 is exposed. In place of theTaN film 711, a multilayered structure of a refractory metal and refractory metal nitride, such as TaN/Ta or Ta/TaN/Ta may be formed. - When collimation sputtering is used to form the multilayered film, any increase in layer resistance can be suppressed even when the layer resistance of the gate electrode and the trench width decrease. According to collimation sputtering, particles sputtered from the material target by a plasma, which contribute to film formation, are incident on the substrate almost vertically through a collimator. For this reason, the film formed on the side surface of the trench becomes thinner than that formed on the bottom surface. When the resistivity of the barrier film material is higher than that of copper, and the film on the side surface is thick, the resistance increases in proportion to the film thickness. When the trench width becomes small, the layer resistance increases. Hence, the film formed on the side wall in the trench is preferably made thin using collimation sputtering.
- The same effect as described above can be obtained by ionization sputtering. In this ionization sputtering, ionized material particles ionized by a bias voltage applied to the substrate are made incident on the substrate almost at 90 degrees and deposited to form a film by a bias voltage applied to the substrate. With this method as well, the film formed on the side wall in the trench can be made thin.
- As shown in FIG. 3N, a 10- to 100-nm
thick barrier film 606 of titanium oxide or silicon nitride is formed on the entire surface. The barrier film is formed by, e.g., reactive sputtering. - With the above processes, a field effect transistor having a gate electrode constructed by the
lower gate electrode 603 of polysilicon and theupper gate electrode 604 of copper, which is surrounded by thebarrier films - The
barrier film 606 need not be formed on the lowerinterlayer insulating film 709. Thebarrier film 606 may be formed in only a region where thebarrier film 606 covers theupper gate electrode 604. In this case, since thebarrier film 606 is not present on the lowerinterlayer insulating film 709, thebarrier film 606 may be formed from, e.g., tantalum nitride, like thebarrier film 605. - After this, an
interlayer insulating film 713 having a thickness of about 100 to 500 nm is formed on thebarrier film 606 using silicon oxide (BPSG) containing boron and phosphorus, as shown in FIG. 30. This film is formed by CVD using oxygen gas and TEOS as source gases. - As shown in FIG. 3P, contact holes612 and 613 are formed. These holes are formed by anisotropic dry etching using, as a mask, a resist pattern formed by known photolithography. The
source 609 in thesilicon substrate 601 is exposed to the bottom surface of thecontact hole 612. Thedrain 610 in thesilicon substrate 601 is exposed to the bottom surface of thecontact hole 613. - Next, as shown in FIG. 3Q, a
source electrode interconnection 616 and drainelectrode interconnection 617 of, e.g., aluminum are formed via the contact holes 612 and 613. - In the second embodiment as well, since the gate electrode has a multilayered structure of polysilicon and copper, the resistance of the gate electrode can be reduced.
- In the second embodiment as well, since not only the upper and lower surfaces but also the side surface of the copper portion of the gate electrode is covered with a barrier film, diffusion of copper via the silicon oxide film can be suppressed. As a consequence, the problems due to diffusion of copper, i.e., the junction leakage current and the decrease in ON current of the transistor can be solved.
- In the second embodiment as well, the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed after the high-temperature annealing for activation for forming the source and drain. Hence, the upper gate electrode can be formed using copper having a relatively low melting point.
- The side wall may be formed from silicon nitride. When the side wall is formed using a material such as silicon nitride capable of impeding diffusion of copper, the side wall can be used as a barrier film (second barrier film) arranged on the side surface of the above-described upper gate electrode.
- In this case, a barrier film need not be separately formed on the side surface of the upper gate electrode. More specifically, instead of depositing a tantalum nitride film on the lower
interlayer insulating film 209, including the bottom and side surfaces of thetrench 210, by sputtering, as shown in FIG. 2J, the first barrier film is formed by nitriding the upper portion of thelower electrode 103 to about 2 nm. As described above, since a tunnel current flows through a silicon nitride film as thin as about 2 nm, electrical connection to the upper gate electrode has no disadvantage. - Instead of nitriding the upper portion of the
lower electrode 103, a material having another conductivity type and capable of impeding diffusion of copper may be formed on thelower electrode 103. - When the
upper gate electrode 104 is formed on the first barrier film, the lower and side surfaces of theupper gate electrode 104 are covered with silicon nitride that impedes diffusion of copper. With the processes from FIG. 2L, the field effect transistor according to the present invention can be obtained. - When the side wall is formed using a material such as silicon nitride that is difficult to etch under a predetermined etching condition as compared to silicon oxide, the interconnection can be easily connected to the upper electrode. The reason for this is as follows. A contact hole is formed in the interlayer insulating film formed on the upper electrode, and an interconnection is connected to the upper electrode through the contact hole. When forming the contact hole, silicon nitride is rarely etched by etching the interlayer insulating film of silicon oxide. For this reason, even when the contact hole formation position slightly shifts, the side wall is hard to be not etched off.
- In the above-described method, the underlying layers are processed using the resist
pattern 706 as a mask, as shown in FIG. 3B. However, the present invention is limited to this. The underlying layers may be processed using a hard mask of silicon oxide. When a hard mask is used, a refractory metal silicide can be selectively formed in the source and drain regions. - First, as shown in FIG. 4A, a
gate insulating film 602 having a thickness of about 6 nm is formed on asilicon substrate 601. Apolysilicon film 703 having a thickness of about 50 nm and doped with an n-type impurity is formed on thegate insulating film 602 by low-pressure CVD. Asilicon oxide film 704 having a thickness of about 10 nm is formed on thepolysilicon film 703 by CVD. Apolysilicon film 705 having a thickness of about 100 to 300 nm is formed on thesilicon oxide film 704 by CVD. In addition, asilicon oxide film 1001 is formed on thepolysilicon film 705. In place of the silicon oxide film, a silicon nitride film may be formed. - The
polysilicon film 705,silicon oxide film 704,polysilicon film 703, andsilicon oxide film 1001 are selectively removed by dry etching using the resistpattern 706 as a mask to form alower gate electrode 603,etching stopper layer 704 a, andsacrificial pattern 705 a, and also ahard mask 1001 a, as shown in FIG. 4B. - After the resist
pattern 706 is removed, ions are selectively implanted using thehard mask 1001 a,sacrificial pattern 705 a, andlower gate electrode 603 as a mask to form a lightly doped impurity region (LDD) 608, as shown in FIG. 4C. TheLDD 608 is formed by implanting As ions at an acceleration energy of 20 eV and a dose of about 1×1013 cm−2. - As shown in FIG. 4D, silicon oxide is deposited by low-pressure CVD using TEOS as a source gas to form a
silicon oxide film 707 on the entire surface. Thesilicon oxide film 707 is etched back by reactive ion etching (RIE) having vertical anisotropy to form theside wall 607 on the side surfaces of thelower gate electrode 603 andsacrificial pattern 705 a, as shown in FIG. 4E. Simultaneously, a region of thegate insulating film 602, which is not covered with thelower gate electrode 603 andside wall 607, is removed. Theside wall 607 may be formed from silicon nitride. The silicon nitride film can be formed like the silicon oxide film. - Next, ions are selectively implanted using the
sacrificial pattern 705 a,lower gate electrode 603,side wall 607, andhard mask 1001 a as a mask to form asource 609 and drain 610. In this case, As ions are implanted at an acceleration energy of 30 eV and a dose of about 2×1015 cm−2. The impurity-doped region formed by ion implantation is annealed in, e.g., a nitrogen atmosphere at 800° C. for 10 min and at 1,000° C. for 10 sec to reduce defects and activate the impurity. - Since the
hard mask 1001 a is used, no silicide is formed on thesacrificial pattern 705 a of silicon, and a silicide can be formed on the surface in the source and drain regions in a self-aligned manner. As shown in FIG. 4F, a 10- to 20-nm thick cobalt film is formed on the entire surface by, e.g., sputtering to form arefractory metal film 1002. The resultant structure is annealed by RTA (Rapid Thermal Anneal) to cause the underlying silicon layer (silicon substrate 601) to react with therefractory metal film 1002, thereby selectively forming asilicide 1003 on thesource 609 and drain 610, as shown in FIG. 11G. This silicide is preferably formed at a temperature of 650° C. to 750° C. The atmosphere of annealing is preferably an inert atmosphere of nitrogen, argon, or the like. - After the silicide is formed, the underlying silicon and unreacted cobalt are selectively removed by wet etching using a mixed solution of chloric acid, hydrogen peroxide, and water, as shown in FIG. 4H. When the annealing is performed in a nitrogen atmosphere, cobalt nitride is formed. This cobalt nitride is also selectively removed by wet etching using a solution mixture of hydrochloric acid, hydrogen peroxide, and water. After this, the structure is annealed at 750° C. to 850° C. by RTA again to reduce the resistance of the silicide. As the refractory metal, not cobalt but titanium (10 to 30 nm) may be used. When titanium is used, wet etching using a solution mixture of ammonia, hydrogen peroxide, and water is performed to remove excess titanium or titanium nitride after the silicide process.
- When the silicide is selectively formed in the source and drain regions, a lower
interlayer insulating film 709 having a thickness of about 400 to 600 nm is formed, as in FIG. 3G. After this, the lowerinterlayer insulating film 709 is removed by a predetermined thickness by oxide film CMP (Chemical Mechanical Polishing). Simultaneously, thehard mask 1001 a is also removed to expose the upper surface of thesacrificial pattern 705 a. - With the same processes as in FIGS. 3H to3Q, the structure shown in FIG. 3Q added with the
silicide 1003 is obtained, as shown in FIGS. 4I. Since thesilicide 1003 is selectively formed on thesource 609 and drain 610, the contact resistances of thesource electrode interconnection 616 and drainelectrode interconnection 617 can be reduced. - The silicide formation may be applied to the field effect transistor of the first embodiment. For example, when the
side wall 107 shown in FIG. 3E is to be formed, thegate insulating film 102 is simultaneously removed in correspondence with the source and drain to expose the surface of thesilicon substrate 101 in correspondence with the source and drain. After this, as in FIG. 2F, thesource 109 and drain 110 are formed. When a refractory metal film of, e.g., cobalt or titanium is formed on the entire surface, a silicide can be selectively formed on the source and drain, as in FIGS. 4F to 4H. In the first embodiment, since thesacrificial pattern 204 a is formed from silicon nitride, and theside wall 107 is formed from silicon oxide, no silicide is formed thereon. When the side wall surface or sacrificial pattern surface hardly reacts with the refractory metal, the silicide can be easily selectively formed on the source and drain. - A method of manufacturing a field effect transistor in which the above-described side wall is used as the second barrier film will be described next.
- As shown in FIG. 5A, an insulating
film 202 having a thickness of about 6 nm is formed on asilicon substrate 101 by dry oxidation. The insulatingfilm 202 is a prospective gate insulating film. In this embodiment, after apolysilicon film 203 having a thickness of about 70 nm is formed on the insulatingfilm 202 by low-pressure CVD, a tantalum nitride film is deposited on thepolysilicon film 203 by sputtering, and aTaN film 1201 having a thickness of about 10 nm is formed thereon. Asilicon nitride film 204 having a thickness of about 100 nm is formed on theTaN film 1201 by low-pressure CVD. - Next, as shown in FIG. 5B, the
silicon nitride film 204,TaN film 1201, andpolysilicon film 203 are selectively removed by dry etching using a resistpattern 205 as a mask to form alower gate electrode 103 andsacrificial pattern 204 a, and also a barrier film (first barrier film) 1201 a sandwiched therebetween. - After the resist
pattern 205 is removed, as shown in FIG. 5C, ions are selectively implanted using thesacrificial pattern 204 a and/lower gate electrode 103 as a mask to form a lightly doped impurity region (LDD) 108. In this case as well, As ions are implanted at an acceleration energy of 20 eV and a dose of about 3×1013 cm−2. - As shown in FIG. 5D, a
silicon nitride film 206 a is formed on the entire surface. - The
silicon nitride film 206 a is etched back by reactive ion etching (RIE) having vertical anisotropy to form aside wall 107 a on the side surfaces of thelower gate electrode 103,barrier film 1201 a, andsacrificial pattern 204 a, as shown in FIG. 5E. Theside wall 107 a is formed from silicon nitride and therefore can be used as a second barrier film for suppressing diffusion of copper. - Next, as shown in FIG. 5F, ions are selectively implanted using the
sacrificial pattern 204 a,lower gate electrode 103, andside wall 107 a as a mask to form asource 109 and drain 110. In this case, As ions are implanted at an acceleration energy of 30 eV and a dose of about 3×1015 cm−2. - Borophosphosilicate glass is deposited by CVD using ozone and TEOS as source gases to form a lower
interlayer insulating film 209 having a thickness of about 500 nm, as shown in FIG. 5G. - The lower
interlayer insulating film 209 is planarized by oxide film CMP (Chemical Mechanical Polishing) to expose the upper surface of thesacrificial pattern 204 a, as shown in FIG. 5H. - The
sacrificial pattern 204 a is selectively removed under a condition for selectively etching silicon oxide to form atrench 210 surrounded by theside wall 107 a and lowerinterlayer insulating film 209 on thelower gate electrode 103 having an upper surface covered with thebarrier film 1201 a, as shown in FIG. 5I. - As shown in FIG. 5J, copper is deposited on the lower interlayer insulating film209 (
barrier film 1201 a), including the bottom portion of thetrench 210, by sputtering to form aCu layer 212 having a thickness of about 200 nm. - After this, the same processes as in FIGS. 2K to2Q are performed. For example, the
Cu layer 212 is removed by, e.g., metal film CMP to complete a field effect transistor in which theside wall 107 a is used as the second barrier film, as shown in FIG. 5R. - After formation of the
TaN film 1201, a thin silicon oxide film may be formed before formation of the polysilicon film to form an etching stopper layer of silicon oxide between the barrier film (first barrier film) 1201 a and thesacrificial pattern 705 a. With this etching stopper layer, thesacrificial pattern 705 a can be more easily selectively removed. The etching stopper layer can be selectively removed from the barrier film or side wall by, e.g., wet etching using hydrofluoric acid. In this case, the lowerinterlayer insulating film 209 is also etched to some extent. - With the above-described method, the upper gate electrode can be formed to the same width as that of the lower gate electrode. For this reason, the width of the upper gate electrode becomes larger than that of the first embodiment, and the resistance of the upper gate electrode decreases.
- As has been described above, according to the present invention, a field effect transistor comprises a lower gate electrode formed from silicon on a silicon substrate via a gate insulating film, an upper gate electrode formed from copper above the lower gate electrode, a first barrier film having a conductivity capable of supplying to the lower gate electrode a current enough to drive a channel portion and formed to cover a lower surface of the upper gate electrode and impede diffusion of copper, a second barrier film having a lower end in contact with the first barrier film and formed to cover side surfaces of the upper gate electrode and impede diffusion of copper, a third barrier film having an end portion in contact with the second barrier film and formed to cover an upper surface of the upper gate electrode and impede diffusion of copper, and a source and drain formed in the silicon substrate to sandwich a region under the lower gate electrode.
- The upper gate electrode is in contact with the remaining portions of the field effect transistor via the first to third barrier films. That is, diffusion of copper from the upper gate electrode can be impeded in any directions. As the excellent effect of the present invention, copper can be used as the material of the gate electrode of the field effect transistor without degrading the characteristics of the transistor.
- According to the present invention, a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming a sacrificial pattern on the lower gate electrode, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode and the sacrificial pattern, removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern, selectively removing only the sacrificial pattern to expose an upper surface of the lower gate electrode and form a trench in the first interlayer insulating film on the lower gate electrode, forming first and second barrier films having a conductivity for impeding diffusion of copper so as to cover the upper surface of the lower gate electrode and side surfaces of the trench, forming an upper gate electrode of copper in the trench via the first and second barrier films such that bottom and side surfaces of the upper gate electrode are covered with the first and second barrier films, and forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of the upper gate electrode.
- According to the present invention, a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming an etching stopper layer on the lower gate electrode, forming a sacrificial pattern on the etching stopper layer, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode and the sacrificial pattern, selectively removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern and form a trench on the lower gate electrode, selectively removing the sacrificial pattern to expose an upper surface of the etching stopper layer, removing the etching stopper layer to expose an upper surface of the lower gate electrode, forming first and second barrier films having a conductivity for impeding diffusion of copper so as to cover the upper surface of the lower gate electrode and side surfaces of the trench, forming an upper gate electrode of copper in the trench via the first and second barrier films such that bottom and side surfaces of the upper gate electrode are covered with the first and second barrier films, and forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of the upper gate electrode.
- With the above manufacturing method, the upper gate electrode is formed in contact with the remaining portions of the field effect transistor via the first to third barrier films. That is, diffusion of copper from the upper gate electrode can be impeded in any directions. As the excellent effect of the present invention, copper can be used as the material of the gate electrode of the field effect transistor without degrading the characteristics of the transistor.
- In addition, the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed after the high-temperature annealing for activation for forming the source and drain. As a result, the upper gate electrode can be formed using copper with a relatively low melting point.
- According to the present invention, a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming a sacrificial pattern on the lower gate electrode, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a side wall of an insulating material for impeding diffusion of copper on side surfaces of the lower gate electrode and the sacrificial pattern, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode and the sacrificial pattern, removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern, selectively removing the sacrificial pattern to form a trench on the lower gate electrode, forming a first barrier film having a conductivity for impeding diffusion of copper so as to cover the upper surface of the lower gate electrode and make two ends of the first barrier film in contact with the side wall, forming an upper gate electrode of copper in the trench via the first barrier film so that a bottom surface of the upper gate electrode is covered with the first barrier film and two side surfaces of the upper gate electrode are covered with a second barrier film formed from the side wall, and forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of the upper gate electrode.
- According to the present invention, a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming an etching stopper layer on the lower gate electrode, forming a sacrificial pattern on the etching stopper layer, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a side wall of an insulating material for impeding diffusion of copper on two side surfaces of the lower gate electrode, the etching stopper layer, and the sacrificial pattern, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode, the etching stopper layer, and the sacrificial pattern, removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern, selectively removing the sacrificial pattern to expose an upper surface of the etching stopper layer, removing the etching stopper layer to form a trench on the lower gate electrode, forming a first barrier film having a conductivity for impeding diffusion of copper so as to cover in contact with the upper surface of the lower gate electrode and make two ends of the first barrier film in contact with the side wall, forming an upper gate electrode of copper in the trench via the first barrier film so that a bottom surface of the upper gate electrode is covered with the first barrier film and two side surfaces of the upper gate electrode are covered with a second barrier film formed from the side wall, and forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of the upper gate electrode.
- According to the present invention, a method of manufacturing a field effect transistor comprises at least the steps of forming a gate insulating film on a silicon substrate, forming a lower gate electrode of silicon on the gate insulating film, forming an etching stopper layer on the lower gate electrode, forming a sacrificial pattern on the etching stopper layer, doping an impurity into a predetermined region of the silicon substrate using the lower gate electrode and the sacrificial pattern as a mask to form a source and drain, forming a side wall of an insulating material for impeding diffusion of copper on two side surfaces of the lower gate electrode, the etching stopper layer, and the sacrificial pattern, forming a first interlayer insulating film of silicon oxide on the silicon substrate so as to cover the lower gate electrode, the etching stopper layer, and the sacrificial pattern, selectively removing the first interlayer insulating film to expose an upper surface of the sacrificial pattern and form a trench on the lower gate electrode, selectively removing the sacrificial pattern to expose an upper surface of the etching stopper layer, removing the etching stopper layer, forming a first barrier film having a conductivity for impeding diffusion of copper so as to cover in contact with the upper surface of the lower gate electrode and make two ends of the first barrier film in contact with the side wall, forming an upper gate electrode of copper in the trench via the first barrier film so that a bottom surface of the upper gate electrode is covered with the first barrier film and two side surfaces of the upper gate electrode are covered with a second barrier film formed from the side wall, and forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of the upper gate electrode.
- With the above manufacturing method, the upper gate electrode is formed in contact with the remaining portions of the field effect transistor via the first to third barrier films. That is, diffusion of copper from the upper gate electrode can be impeded in any directions. As the excellent effect of the present invention, copper can be used as the material of the gate electrode of the field effect transistor without degrading the characteristics of the transistor.
- In addition, since the side wall also serves as the second barrier film, the processes can be simplified.
- Furthermore, the upper gate electrode of copper is formed after formation of the source and drain. That is, the upper gate electrode is formed -after the high-temperature annealing for activation for forming the source and drain. As a result, the upper gate electrode can be formed using copper with a relatively low melting point.
Claims (42)
1. A field effect transistor comprising:
a lower gate electrode formed from silicon on a silicon substrate via a gate insulating film;
an upper gate electrode formed from copper above said lower gate electrode;
a first barrier film having a conductivity capable of supplying to said lower gate electrode a current enough to drive a channel portion and formed to cover a lower surface of said upper gate electrode and impede diffusion of copper;
a second barrier film having a lower end in contact with said first barrier film and formed to cover side surfaces of said upper gate electrode and impede diffusion of copper;
a third barrier film having an end portion in contact with said second barrier film and formed to cover an upper surface of said upper gate electrode and impede diffusion of copper; and
a source and drain formed in said silicon substrate to sandwich a region under said lower gate electrode.
2. A transistor according to claim 1 , wherein
said transistor further comprises an insulating film formed on said gate electrode,
said second barrier film extends on the side surfaces of said lower gate electrode, and
said second barrier film is formed from an insulating material having an etching rate lower than that of said insulating film under a predetermined etching condition.
3. A transistor according to claim 1 , wherein
said third barrier film is formed from an insulating material.
4. A transistor according to claim 3 , wherein
said transistor further comprises an insulating layer formed on said silicon substrate and having an opening on said upper gate electrode, and
said third barrier film extends on said insulating layer.
5. A transistor according to claim 3 , wherein
each of said second and third barrier films is formed from one of a refractory metal and a refractory metal nitride.
6. A transistor according to claim 1 , wherein
said first barrier film is formed from an insulating material having a thickness that allows a tunnel current to flow.
7. A transistor according to claim 1 , wherein
each of said first, second, and third barrier films is formed from one of a refractory metal and a refractory metal nitride.
8. A transistor according to claim 2 , wherein
the insulating material is one of silicon nitride and boron nitride.
9. A method of manufacturing a field effect transistor, comprising at least the steps of:
forming a gate insulating film on a silicon substrate;
forming a lower gate electrode of silicon on said gate insulating film;
forming a sacrificial pattern on said lower gate electrode;
doping an impurity into a predetermined region of said silicon substrate using said lower gate electrode and said sacrificial pattern as a mask to form a source and drain;
forming a first interlayer insulating film of silicon oxide on said silicon substrate so as to cover said lower gate electrode and said sacrificial pattern;
removing said first interlayer insulating film to expose an upper surface of said sacrificial pattern;
selectively removing only said sacrificial pattern to expose an upper surface of said lower gate electrode and form a trench in said first interlayer insulating film on said lower gate electrode;
forming first and second barrier films having a conductivity for impeding diffusion of copper so as to cover the upper surface of said lower gate electrode and side surfaces of the trench;
forming an upper gate electrode of copper in the trench via said first and second barrier films such that bottom and side surfaces of said upper gate electrode are covered with said first and second barrier films; and
forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of said upper gate electrode.
10. A method according to claim 9 , wherein
said sacrificial pattern is formed from a material etched at a rate higher than that of silicon and silicon oxide under a predetermined etching condition.
11. A method of manufacturing a field effect transistor, comprising at least the steps of:
forming a gate insulating film on a silicon substrate;
forming a lower gate electrode of silicon on said gate insulating film;
forming an etching stopper layer on said lower gate electrode;
forming a sacrificial pattern on said etching stopper layer;
doping an impurity into a predetermined region of said silicon substrate using said lower gate electrode and said sacrificial pattern as a mask to form a source and drain;
forming a first interlayer insulating film of silicon oxide on said silicon substrate so as to cover said lower gate electrode and said sacrificial pattern;
removing said first interlayer insulating film to expose an upper surface of said sacrificial pattern;
selectively removing said sacrificial pattern to expose an upper surface of said etching stopper layer;
removing said etching stopper layer to expose an upper surface of said lower gate electrode and form a trench on said lower gate electrode;
forming first and second barrier films having a conductivity for impeding diffusion of copper so as to cover the upper surface of said lower gate electrode and side surfaces of the trench;
forming an upper gate electrode of copper in the trench via said first and second barrier films such that bottom and side surfaces of said upper gate electrode are covered with said first and second barrier films; and
forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of said upper gate electrode.
12. A method of manufacturing a field effect transistor, comprising at least the steps of:
forming a gate insulating film on a silicon substrate;
forming a lower gate electrode of silicon on said gate insulating film;
forming an etching stopper layer on said lower gate electrode;
forming a sacrificial pattern on said etching stopper layer;
doping an impurity into a predetermined region of said silicon substrate using said lower gate electrode and said sacrificial pattern as a mask to form a source and drain;
forming a first interlayer insulating film of silicon oxide on said silicon substrate so as to cover said lower gate electrode and said sacrificial pattern;
selectively removing said first interlayer insulating film to expose an upper surface of said sacrificial pattern and form a trench on said lower gate electrode;
selectively removing said sacrificial pattern to expose an upper surface of said etching stopper layer;
removing said etching stopper layer to expose an upper surface of said lower gate electrode;
forming first and second barrier films having a conductivity for impeding diffusion of copper so as to cover the upper surface of said lower gate electrode and side surfaces of the trench;
forming an upper gate electrode of copper in the trench via said first and second barrier films such that bottom and side surfaces of said upper gate electrode are covered with said first and second barrier films; and
forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of said upper gate electrode.
13. A method according to claim 12 , wherein
said sacrificial pattern is formed from a material etched at a rate higher than that of silicon oxide under a predetermined etching condition.
14. A method according to claim 9 , further comprising at least the steps of:
after the upper surface of said lower gate electrode is exposed, and the trench is formed, forming a refractory metal film;
forming a refractory metal nitride film on said refractory metal film;
forming a copper film; and
removing said copper film, said refractory metal film, and said refractory metal nitride film in a region other than the trench to form said upper gate electrode of copper and first and second barrier films formed from said refractory metal film and said refractory metal nitride film.
15. A method according to claim 9 , further comprising at least the steps of:
after the upper surface of said lower gate electrode is exposed, and the trench is formed, forming a first refractory metal film;
forming a refractory metal nitride film on said first refractory metal film;
forming a second refractory metal film on said refractory metal nitride film;
forming a copper film; and
removing said copper film, said first refractory metal film, said refractory metal nitride film, and said second refractory metal film in a region other than the trench to form said upper gate electrode of copper and first and second barrier films formed from said first refractory metal film, said refractory metal nitride film, and said second refractory metal film.
16. A method according to claim 14 , further comprising:
forming a refractory metal film in contact with said lower gate electrode; and
annealing said refractory metal film in contact with said lower gate electrode to form a refractory metal silicide film in contact with said lower gate electrode, said refractory metal silicide film serving as part of said first barrier film.
17. A method of manufacturing a field effect transistor, comprising at least the steps of:
forming a gate insulating film on a silicon substrate;
forming a lower gate electrode of silicon on said gate insulating film;
forming a sacrificial pattern on said lower gate electrode;
doping an impurity into a predetermined region of said silicon substrate using said lower gate electrode and said sacrificial pattern as a mask to form a source and drain;
forming a side wall of an insulating material for impeding diffusion of copper on side surfaces of said lower gate electrode and said sacrificial pattern;
forming a first interlayer insulating film of silicon oxide on said silicon substrate so as to cover said lower gate electrode and said sacrificial pattern;
removing said first interlayer insulating film to expose an upper surface of said sacrificial pattern;
selectively removing said sacrificial pattern to form a trench on said lower gate electrode;
forming a first barrier film having a conductivity for impeding diffusion of copper so as to cover the upper surface of said lower gate electrode and make two ends of said first barrier film in contact with said side wall;
forming an upper gate electrode of copper in the trench via said first barrier film so that a bottom surface of said upper gate electrode is covered with said first barrier film and two side surfaces of said upper gate electrode are covered with a second barrier film formed from said side wall; and
forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of said upper gate electrode.
18. A method of manufacturing a field effect transistor, comprising at least the steps of:
forming a gate insulating film on a silicon substrate;
forming a lower gate electrode of silicon on said gate insulating film;
forming an etching stopper layer on said lower gate electrode;
forming a sacrificial pattern on said etching stopper layer;
doping an impurity into a predetermined region of said silicon substrate using said lower gate electrode and said sacrificial pattern as a mask to form a source and drain;
forming a side wall of an insulating material for impeding diffusion of copper on two side surfaces of said lower gate electrode, said etching stopper layer, and said sacrificial pattern;
forming a first interlayer insulating film of silicon oxide on said silicon substrate so as to cover said lower gate electrode, said etching stopper layer, and said sacrificial pattern;
removing said first interlayer insulating film to expose an upper surface of said sacrificial pattern;
selectively removing said sacrificial pattern to expose an upper surface of said etching stopper layer;
removing said etching stopper layer to form a trench on said lower gate electrode;
forming a first barrier film having a conductivity for impeding diffusion of copper so as to cover in contact with the upper surface of said lower gate electrode and make two ends of said first barrier film in contact with said side wall;
forming an upper gate electrode of copper in the trench via said first barrier film so that a bottom surface of said upper gate electrode is covered with said first-barrier film and two side surfaces of said upper gate electrode are covered with a second barrier film formed from said side wall; and
forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of said upper gate electrode.
19. A method of manufacturing a field effect transistor, comprising at least the steps of:
forming a gate insulating film on a silicon substrate;
forming a lower gate electrode of silicon on said gate insulating film;
forming an etching stopper layer on said lower gate electrode;
forming a sacrificial pattern on said etching stopper layer;
doping an impurity into a predetermined region of said silicon substrate using said lower gate electrode and said sacrificial pattern as a mask to form a source and drain;
forming a side wall of an insulating material for impeding diffusion of copper on two side surfaces of said lower gate electrode, said etching stopper layer, and said sacrificial pattern;
forming a first interlayer insulating film of silicon oxide on said silicon substrate so as to cover said lower gate electrode, said etching stopper layer, and said sacrificial pattern;
selectively removing said first interlayer insulating film to expose an upper surface of said sacrificial pattern and form a trench on said lower gate electrode;
selectively removing said sacrificial pattern to expose an upper surface of said etching stopper layer;
removing said etching stopper layer;
forming a first barrier film having a conductivity for impeding diffusion of copper so as to cover in contact with the upper surface of said lower gate electrode and make two ends of said first barrier film in contact with said side wall;
forming an upper gate electrode of copper in the trench via said first barrier film so that a bottom surface of said upper gate electrode is covered with said first barrier film and two side surfaces of said upper gate electrode are covered with a second barrier film formed from said side wall; and
forming a third barrier film for impeding diffusion of copper so as to cover an exposed upper surface of said upper gate electrode.
20. A method according to claim 17 , wherein
said side wall is formed from a silicon nitride.
21. A method according to claim 9 , wherein
said first barrier film is formed by nitriding the upper surface of said lower gate electrode to a thickness that allows a tunnel current to flow.
22. A method according to claim 9 , wherein
said first or second barrier film is formed by increasing particles incident on a bottom surface of the trench at an angle of 90° or at an angle close to 90°.
23. A transistor according to claim 1 , wherein
said first barrier film is a multilayered film having at least two layers.
24. A transistor according to claim 1 , wherein
said first barrier film is a multilayered film having one of combinations of a plurality of refractory metal layers, refractory metal silicide layers, layers of a compound of a refractory metal, silicon, and nitride, and refractory metal nitride layers.
25. A transistor according to claim 23 , wherein
said first barrier film is a multilayered film in which a lowermost layer is formed from a layer of a metal silicide or a compound of a refractory metal, silicon, and nitride.
26. A transistor according to claim 25 , wherein
said first barrier film is a multilayered film in which a lowermost layer is formed from a layer of a metal silicide or a compound of a refractory metal, silicon, and nitride, and a refractory metal nitride layer is stacked on said metal silicide layer.
27. A transistor according to claim 25 , wherein
said first barrier film is a multilayered film in which a lowermost layer is formed from a layer of a metal silicide or a compound of a refractory metal, silicon, and nitride, a refractory metal nitride layer is stacked on said metal silicide layer, and an uppermost layer is formed from a refractory metal.
28. A transistor according to claim 1 , wherein
a refractory metal silicide film is formed on said source and drain.
29. A method according to claim 9 , wherein
said sacrificial layer, said etching stopper film, and said lower gate electrode are processed using a hard mask.
30. A method according to claim 11 , wherein
said sacrificial layer, said etching stopper film, and said lower gate electrode are processed using a hard mask formed from silicon oxide or silicon nitride.
31. A method according to claim 9 , wherein
a refractory metal silicide is formed in predetermined regions of said source and drain before formation of said upper gate electrode.
32. A transistor according to claim 3 , wherein
the insulating material is one of silicon nitride and boron nitride.
33. A transistor according to claim 4 , wherein
the insulating material is one of silicon nitride and boron nitride.
34. A transistor according to claim 5 , wherein
the insulating material is one of silicon nitride and boron nitride.
35. A transistor according to claim 6 , wherein
the insulating material is one of silicon nitride and boron nitride.
36. A method according to claim 14 , further comprising at least the steps of:
forming a refractory metal film in contact with said lower gate electrode; and
annealing said refractory metal film in contact with said lower gate electrode to form a refractory metal silicide film in contact with said lower gate electrode, said refractory metal silicide film serving as part of said first barrier film.
37. A method according to claim 17 , wherein
said sacrificial layer, said etching stopper film, and said lower gate electrode are processed using a hard mask formed from silicon oxide or silicon nitride.
38. A method according to claim 22 , wherein
said sacrificial layer, said etching stopper film, and said lower gate electrode are processed using a hard mask formed from silicon oxide or silicon nitride.
39. A method according to claim 14 , wherein
said sacrificial layer, said etching stopper film, and said lower gate electrode are processed using a hard mask formed from silicon oxide or silicon nitride.
40. A method according to claim 9 , further comprising at least the steps of:
after the upper surface of said lower gate electrode is exposed, and the trench is formed, forming a film of a compound of a refractory metal, silicon, and nitrogen;
forming a refractory metal nitride film on said film of the compound of the refractory metal, silicon, and nitrogen;
forming a copper film as said upper gate electrode; and
removing said copper film, said refractory metal film, and said refractory metal nitride film in a region other than the trench to form said upper gate electrode of copper and first and second barrier films formed from said refractory metal film and said refractory metal nitride film.
41. A method according to claim 9 , further comprising at least the steps of:
after the upper surface of said lower gate electrode is exposed, and the trench is formed, forming a film of a compound of a refractory metal, silicon, and nitrogen;
forming a refractory metal nitride film on said film of the compound of the refractory metal, silicon, and nitrogen;
forming a refractory metal film on said refractory metal nitride film;
forming a copper film as said upper gate electrode; and
removing said copper film, said first refractory metal film, said refractory metal nitride film, and said second refractory metal film in a region other than the trench to form said upper gate electrode of copper and first and second barrier films formed from said first refractory metal film, said refractory metal nitride film, and said second refractory metal film.
42. A method according to claim 17 , further comprising at least the steps of:
forming a refractory metal film in contact with said lower gate electrode;
annealing said refractory metal film in contact with said lower gate electrode to react said refractory metal film with silicon to a film of a compound of a refractory metal, silicon, and nitrogen in contact with said lower gate electrode, said film of the compound of the refractory metal, silicon, and nitrogen serving as part of said first barrier film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/325,822 US20030122179A1 (en) | 1998-12-02 | 2002-12-23 | Method of manufacturing a field effect transistor having a two-layered gate electrode |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP34279198 | 1998-12-02 | ||
JP10-342791 | 1998-12-02 | ||
US09/453,459 US6531749B1 (en) | 1998-12-02 | 1999-12-02 | Field effect transistor having a two layered gate electrode |
US10/325,822 US20030122179A1 (en) | 1998-12-02 | 2002-12-23 | Method of manufacturing a field effect transistor having a two-layered gate electrode |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/453,459 Division US6531749B1 (en) | 1998-12-02 | 1999-12-02 | Field effect transistor having a two layered gate electrode |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030122179A1 true US20030122179A1 (en) | 2003-07-03 |
Family
ID=18356534
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/453,459 Expired - Fee Related US6531749B1 (en) | 1998-12-02 | 1999-12-02 | Field effect transistor having a two layered gate electrode |
US10/325,822 Abandoned US20030122179A1 (en) | 1998-12-02 | 2002-12-23 | Method of manufacturing a field effect transistor having a two-layered gate electrode |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/453,459 Expired - Fee Related US6531749B1 (en) | 1998-12-02 | 1999-12-02 | Field effect transistor having a two layered gate electrode |
Country Status (3)
Country | Link |
---|---|
US (2) | US6531749B1 (en) |
KR (1) | KR100319681B1 (en) |
TW (1) | TW439102B (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070134898A1 (en) * | 2005-12-08 | 2007-06-14 | Shinji Takeoka | Semiconductor device manufacturing method |
US20080211038A1 (en) * | 2006-12-28 | 2008-09-04 | Jong-Ho Yun | Semiconductor device and method of fabricating the same |
US20080299715A1 (en) * | 2005-11-28 | 2008-12-04 | Nxp B.V. | Method of Fabricating Self Aligned Schotky Junctions For Semiconductors Devices |
US20090139558A1 (en) * | 2007-11-29 | 2009-06-04 | Shunpei Yamazaki | Photoelectric conversion device and manufacturing method thereof |
US20100167532A1 (en) * | 2008-12-31 | 2010-07-01 | Yakov Shor | Method of high aspect ratio plug fill |
US20110031553A1 (en) * | 2007-03-01 | 2011-02-10 | Nec Electronics Corporation | Semiconductor device having transistors each having gate electrode of different metal ratio and production process thereof |
US20140084245A1 (en) * | 2012-09-25 | 2014-03-27 | Stmicroelectronics, Inc. | Quantum dot array devices with metal source and drain |
US9748356B2 (en) | 2012-09-25 | 2017-08-29 | Stmicroelectronics, Inc. | Threshold adjustment for quantum dot array devices with metal source and drain |
US10002938B2 (en) | 2013-08-20 | 2018-06-19 | Stmicroelectronics, Inc. | Atomic layer deposition of selected molecular clusters |
US20180210589A1 (en) * | 2017-01-25 | 2018-07-26 | Au Optronics Corporation | Panel and manufacturing method thereof |
CN111788657A (en) * | 2018-03-02 | 2020-10-16 | 德克萨斯仪器股份有限公司 | Integration of graphene and boron nitride heterostructure devices |
US11069785B2 (en) * | 2016-04-29 | 2021-07-20 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and fabrication method thereof |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20040025949A (en) * | 2002-09-17 | 2004-03-27 | 아남반도체 주식회사 | Method for forming gate of semiconductor element |
US20050151166A1 (en) * | 2004-01-09 | 2005-07-14 | Chun-Chieh Lin | Metal contact structure and method of manufacture |
US20060289931A1 (en) * | 2004-09-26 | 2006-12-28 | Samsung Electronics Co., Ltd. | Recessed gate structures including blocking members, methods of forming the same, semiconductor devices having the recessed gate structures and methods of forming the semiconductor devices |
KR100639220B1 (en) * | 2005-12-01 | 2006-11-01 | 주식회사 하이닉스반도체 | Semiconductor device and method of manufacturing the same |
US7582558B2 (en) * | 2006-07-14 | 2009-09-01 | Intel Corporation | Reducing corrosion in copper damascene processes |
KR100907181B1 (en) * | 2007-09-19 | 2009-07-09 | 주식회사 동부하이텍 | Semiconductor device and method of fabricating the same |
KR101045089B1 (en) * | 2008-08-22 | 2011-06-29 | 주식회사 하이닉스반도체 | Semiconductor device and method of fabricating the same |
US10546785B2 (en) | 2017-03-09 | 2020-01-28 | International Business Machines Corporation | Method to recess cobalt for gate metal application |
US10468491B1 (en) | 2018-07-03 | 2019-11-05 | International Business Machines Corporation | Low resistance contact for transistors |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4935804A (en) * | 1984-03-19 | 1990-06-19 | Fujitsu Limited | Semiconductor device |
US5501995A (en) * | 1993-12-17 | 1996-03-26 | Samsung Electronics Co., Ltd. | Method for manufacturing a gate electrode of a MOS transistor |
US5897349A (en) * | 1995-04-19 | 1999-04-27 | International Business Machines Corporation | Method for fabricating a capped gate conductor |
US5940698A (en) * | 1997-12-01 | 1999-08-17 | Advanced Micro Devices | Method of making a semiconductor device having high performance gate electrode structure |
US6018185A (en) * | 1996-05-22 | 2000-01-25 | Kabushiki Kaisha Toshiba | Semiconductor device with element isolation film |
US6093628A (en) * | 1998-10-01 | 2000-07-25 | Chartered Semiconductor Manufacturing, Ltd | Ultra-low sheet resistance metal/poly-si gate for deep sub-micron CMOS application |
US6124189A (en) * | 1997-03-14 | 2000-09-26 | Kabushiki Kaisha Toshiba | Metallization structure and method for a semiconductor device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07115196A (en) | 1993-10-14 | 1995-05-02 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
JPH07273326A (en) | 1994-03-31 | 1995-10-20 | Toshiba Corp | Semiconductor device and manufacture of it |
JPH1187701A (en) | 1997-09-04 | 1999-03-30 | Matsushita Electron Corp | Semiconductor device and method for manufacturing the same |
-
1999
- 1999-12-01 KR KR1019990054251A patent/KR100319681B1/en not_active IP Right Cessation
- 1999-12-01 TW TW088120970A patent/TW439102B/en active
- 1999-12-02 US US09/453,459 patent/US6531749B1/en not_active Expired - Fee Related
-
2002
- 2002-12-23 US US10/325,822 patent/US20030122179A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4935804A (en) * | 1984-03-19 | 1990-06-19 | Fujitsu Limited | Semiconductor device |
US5501995A (en) * | 1993-12-17 | 1996-03-26 | Samsung Electronics Co., Ltd. | Method for manufacturing a gate electrode of a MOS transistor |
US5897349A (en) * | 1995-04-19 | 1999-04-27 | International Business Machines Corporation | Method for fabricating a capped gate conductor |
US6018185A (en) * | 1996-05-22 | 2000-01-25 | Kabushiki Kaisha Toshiba | Semiconductor device with element isolation film |
US6124189A (en) * | 1997-03-14 | 2000-09-26 | Kabushiki Kaisha Toshiba | Metallization structure and method for a semiconductor device |
US5940698A (en) * | 1997-12-01 | 1999-08-17 | Advanced Micro Devices | Method of making a semiconductor device having high performance gate electrode structure |
US6093628A (en) * | 1998-10-01 | 2000-07-25 | Chartered Semiconductor Manufacturing, Ltd | Ultra-low sheet resistance metal/poly-si gate for deep sub-micron CMOS application |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080299715A1 (en) * | 2005-11-28 | 2008-12-04 | Nxp B.V. | Method of Fabricating Self Aligned Schotky Junctions For Semiconductors Devices |
US20070134898A1 (en) * | 2005-12-08 | 2007-06-14 | Shinji Takeoka | Semiconductor device manufacturing method |
US20080211038A1 (en) * | 2006-12-28 | 2008-09-04 | Jong-Ho Yun | Semiconductor device and method of fabricating the same |
US7638433B2 (en) * | 2006-12-28 | 2009-12-29 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
US20110031553A1 (en) * | 2007-03-01 | 2011-02-10 | Nec Electronics Corporation | Semiconductor device having transistors each having gate electrode of different metal ratio and production process thereof |
US8299536B2 (en) * | 2007-03-01 | 2012-10-30 | Renesas Electronics Corporation | Semiconductor device having transistors each having gate electrode of different metal ratio and production process thereof |
US20090139558A1 (en) * | 2007-11-29 | 2009-06-04 | Shunpei Yamazaki | Photoelectric conversion device and manufacturing method thereof |
US20100167532A1 (en) * | 2008-12-31 | 2010-07-01 | Yakov Shor | Method of high aspect ratio plug fill |
US8236691B2 (en) * | 2008-12-31 | 2012-08-07 | Micron Technology, Inc. | Method of high aspect ratio plug fill |
US9748356B2 (en) | 2012-09-25 | 2017-08-29 | Stmicroelectronics, Inc. | Threshold adjustment for quantum dot array devices with metal source and drain |
US9601630B2 (en) * | 2012-09-25 | 2017-03-21 | Stmicroelectronics, Inc. | Transistors incorporating metal quantum dots into doped source and drain regions |
US9711649B2 (en) | 2012-09-25 | 2017-07-18 | Stmicroelectronics, Inc. | Transistors incorporating metal quantum dots into doped source and drain regions |
US20140084245A1 (en) * | 2012-09-25 | 2014-03-27 | Stmicroelectronics, Inc. | Quantum dot array devices with metal source and drain |
US10038072B2 (en) | 2012-09-25 | 2018-07-31 | Stmicroelectronics, Inc. | Threshold adjustment for quantum dot array devices with metal source and drain |
US10199505B2 (en) | 2012-09-25 | 2019-02-05 | Stmicroelectronics, Inc. | Transistors incorporating metal quantum dots into doped source and drain regions |
US10573756B2 (en) | 2012-09-25 | 2020-02-25 | Stmicroelectronics, Inc. | Transistors incorporating metal quantum dots into doped source and drain regions |
US11264480B2 (en) | 2012-09-25 | 2022-03-01 | Stmicroelectronics, Inc. | Threshold adjustment for quantum dot array devices with metal source and drain |
US10002938B2 (en) | 2013-08-20 | 2018-06-19 | Stmicroelectronics, Inc. | Atomic layer deposition of selected molecular clusters |
US11695053B2 (en) | 2013-08-20 | 2023-07-04 | Stmicroelectronics, Inc. | Atomic layer deposition of selected molecular clusters |
US11482608B2 (en) | 2013-08-20 | 2022-10-25 | Stmicroelectronics, Inc. | Atomic layer deposition of selected molecular clusters |
US10892344B2 (en) | 2013-08-20 | 2021-01-12 | Stmicroelectronics, Inc. | Atomic layer deposition of selected molecular clusters |
US11069785B2 (en) * | 2016-04-29 | 2021-07-20 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and fabrication method thereof |
US11735635B2 (en) | 2016-04-29 | 2023-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabrication method thereof |
US11023061B2 (en) * | 2017-01-25 | 2021-06-01 | Au Optronics Corporation | Panel with multiple conductive patterns |
US10429976B2 (en) * | 2017-01-25 | 2019-10-01 | Au Optronics Corporation | Panel and manufacturing method thereof |
US20180210589A1 (en) * | 2017-01-25 | 2018-07-26 | Au Optronics Corporation | Panel and manufacturing method thereof |
CN111788657A (en) * | 2018-03-02 | 2020-10-16 | 德克萨斯仪器股份有限公司 | Integration of graphene and boron nitride heterostructure devices |
Also Published As
Publication number | Publication date |
---|---|
KR100319681B1 (en) | 2002-01-09 |
US6531749B1 (en) | 2003-03-11 |
KR20000047841A (en) | 2000-07-25 |
TW439102B (en) | 2001-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6531749B1 (en) | Field effect transistor having a two layered gate electrode | |
JP3413876B2 (en) | Semiconductor device | |
US6436805B1 (en) | Local interconnect structures and methods for making the same | |
KR0179822B1 (en) | Interconnections structure of semiconductor device and method for manufacturing thereof | |
US6737310B2 (en) | Self-aligned process for a stacked gate RF MOSFET device | |
JP3669919B2 (en) | Manufacturing method of semiconductor device | |
TW200847331A (en) | Semiconductor device and method of manufacturing the same | |
US20070032074A1 (en) | Method of fabricating semiconductor device | |
US6650017B1 (en) | Electrical wiring of semiconductor device enabling increase in electromigration (EM) lifetime | |
US11309402B2 (en) | Semiconductor device containing tubular liner spacer for lateral confinement of self-aligned silicide portions and methods of forming the same | |
US20240186179A1 (en) | Methods of Forming Spacers for Semiconductor Devices Including Backside Power Rails | |
JP2720796B2 (en) | Method for manufacturing semiconductor device | |
US5518961A (en) | Semiconductor integrated circuit device with wiring microstructure formed on gates and method of manufacturing the same | |
US20080020568A1 (en) | Semiconductor device having a silicide layer and method of fabricating the same | |
JPH08111527A (en) | Preparation of semiconductor device with self-conformity silicide region | |
JP3629954B2 (en) | Semiconductor device and manufacturing method thereof | |
US6222267B1 (en) | Semiconductor device and manufacturing thereof | |
US20080157375A1 (en) | Semiconductor device having a metal interconnection and method of fabricating the same | |
US6534393B1 (en) | Method for fabricating local metal interconnections with low contact resistance and gate electrodes with improved electrical conductivity | |
JP3381690B2 (en) | Field effect transistor and method of manufacturing the same | |
JP2685034B2 (en) | Semiconductor device and manufacturing method thereof | |
US7166504B2 (en) | Semiconductor device manufacturing method | |
JPH06204173A (en) | Manufacture of semiconductor device | |
JPH11102877A (en) | Conversion method of nitride metal, and manufacture of semiconductor device | |
US20030036240A1 (en) | Method of simultaneous formation of local interconnect and gate electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013681/0303 Effective date: 20030513 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |