US20030048134A1 - Multistage differential amplifier with CMFB circuit - Google Patents

Multistage differential amplifier with CMFB circuit Download PDF

Info

Publication number
US20030048134A1
US20030048134A1 US10/233,068 US23306802A US2003048134A1 US 20030048134 A1 US20030048134 A1 US 20030048134A1 US 23306802 A US23306802 A US 23306802A US 2003048134 A1 US2003048134 A1 US 2003048134A1
Authority
US
United States
Prior art keywords
differential amplifier
multistage differential
amplifier according
load
multistage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/233,068
Other versions
US6888407B2 (en
Inventor
Ercan Ramazan
Richard Gaggl
Frederic Pecourt
Christian Schranz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Germany Holding GmbH
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GAGGL, RICHARD, SCHRANZ, CHRISTIAN, RAMAZAN, ERCAN, PECOURT, FREDERIC
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SCHRANZ, CHRISTIAN, PECOURT, FREDERIC, GAGGL, RICHARD, RAMAZAN, ERCAN
Publication of US20030048134A1 publication Critical patent/US20030048134A1/en
Publication of US6888407B2 publication Critical patent/US6888407B2/en
Application granted granted Critical
Assigned to INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH reassignment INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Assigned to LANTIQ DEUTSCHLAND GMBH reassignment LANTIQ DEUTSCHLAND GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT GRANT OF SECURITY INTEREST IN U.S. PATENTS Assignors: LANTIQ DEUTSCHLAND GMBH
Assigned to Lantiq Beteiligungs-GmbH & Co. KG reassignment Lantiq Beteiligungs-GmbH & Co. KG RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to Lantiq Beteiligungs-GmbH & Co. KG reassignment Lantiq Beteiligungs-GmbH & Co. KG MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: Lantiq Beteiligungs-GmbH & Co. KG, LANTIQ DEUTSCHLAND GMBH
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
    • H03F3/45636—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by using feedback means
    • H03F3/45641—Measuring at the loading circuit of the differential amplifier
    • H03F3/45659—Controlling the loading circuit of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45183—Long tailed pairs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45514—Indexing scheme relating to differential amplifiers the FBC comprising one or more switched capacitors, and being coupled between the LC and the IC

Definitions

  • the invention relates to a multistage differential amplifier, in particular having an even number of stages with a CMFB circuit in accordance with the preamble of Patent claim 1.
  • Operational amplifiers are essential components in many analog signal processing systems. In many applications, it is advantageous to use a fully differential operational amplifier (differential amplifier) whose output voltage, within a specific range, is not dependent on a common-mode voltage.
  • a fully differential operational amplifier differential amplifier
  • a fully differential differential amplifier generally requires a CMFB circuit (Common Mode Feedback Circuit) for setting the common-mode voltage, which usually lies in the middle between the positive and negative supply voltages (VDD+VSS)/2.
  • CMFB circuit Common Mode Feedback Circuit
  • FIG. 1 shows an operational amplifier 3 having two inputs, at which a differential input voltage Vindiff is present, and two outputs, at which a differential amplified output voltage Voutdiff is output.
  • the differential amplifier 3 furthermore comprises a CMFB circuit 2 , which is connected in parallel with the output and serves for regulating the common-mode voltage to a mean value between the supply voltages.
  • the operational amplifier 3 has an additional input Incntrl, to which the output voltages Uoutp, Uoutn are fed back via the CMFB circuit 2 .
  • the object of the present invention is to improve the stability properties of a multistage, in particular two-stage, differential amplifier.
  • the essential concept of the invention consists in providing an additional current source, which feeds current into the feedback loop of the differential amplifier and ensures that a sufficiently high voltage is present at control inputs of the active load and does not switch off or overdrive the latter.
  • the controllable load thus never enters into the blocked or linear state and the differential amplifier remains functional.
  • an inverting element is arranged between the CMFB circuit and the load of the input stage.
  • the additional current source is preferably connected in parallel with the inverting element.
  • an I/U converter is provided, which is connected to a control node of the load.
  • This I/U converter is preferably a transistor connected as a diode.
  • the inverting element is preferably likewise a transistor, in particular a MOS transistor.
  • the load of the input stage is realized as a current mirror, in particular as a MOS current mirror.
  • the outputs of the input stage are preferably connected to control inputs (gates) of the output stage.
  • the CMFB circuit is preferably realized as an SC circuit (SC: Switched Capacitor).
  • FIG. 1 shows a basic circuit diagram of a differential amplifier with CMFB circuit
  • FIG. 2 shows a simplified circuit diagram of a differential amplifier in accordance with an exemplary embodiment of the invention.
  • FIG. 2 shows the circuit diagram of a differential amplifier having an input stage MP 1 , MP 2 and an output stage MN 4 and MN 5 .
  • the differential amplifier amplifies a differential signal present at the inputs inn, inp and outputs a differential, amplified output signal at the outputs OUTp, OUTn.
  • the input stage comprises two PMOS transistors MP 1 , MP 2 , while the output stage is realized by means of two NMOS transistors MN 4 , MN 5 .
  • a load of the input stage is realized as a simple MOS current mirror comprising the transistors MN 2 , MN 3 .
  • the input stage is fed by a current source ib 1 and the output stage is fed by identical current sources ib 2 , each of the MOS transistors MN 4 and MN 5 respectively being connected to one of the current sources ib 2 .
  • the differential amplifier furthermore comprises a feedback loop 1 with a conventional CMFB circuit 2 .
  • the CMFB circuit 2 comprises in each case two parallel-connected capacitors C 1 n, C 2 n and C 1 p, C 2 p for each of the transistors MN 4 and MN 5 , respectively, of the output stage.
  • One connection of the capacitors C 1 n, C 2 n, C 1 p, C 2 p is in each case connected to a reference voltage Vref, which represents the desired value for a common-mode voltage Vcm.
  • the other connection of the capacitors C 1 n, C 2 n, C 1 p, C 2 p is connected to a voltage V bias .
  • the capacitors C 1 n, C 2 n, C 1 p, C 2 p are charged or discharged via switches S.
  • the feedback loop 1 furthermore comprises an inverting element, a PMOS transistor MP 3 in the present case.
  • An increase in the gate voltage at the transistor MP 3 brings about a reduction in the drain current, in other words a negative feedback or inversion takes place.
  • the gate connection of the inverting element MP 3 is connected to an output of the CMFB circuit 2 which outputs a control voltage Vcntrl.
  • An MNOS transistor MN 1 connected as a diode is connected to the drain connection of the inverting element MP 3 .
  • the gate connection of said transistor MN 1 is connected to the gate connection of the current mirror MN 2 , MN 3 .
  • the transistor MN 1 connected as a diode essentially serves as an I/U converter for providing a control voltage for the current mirror MN 2 , MN 3 .
  • a current source ib 3 is provided, which is connected in parallel with the inverting element MP 3 , namely to the supply voltage Vdd and an output of the inverting element MP 3 .
  • the current source ib 3 additionally feeds current into the feedback loop 1 and thus ensures sufficient current in order to hold the transistor MN 1 and the load MN 2 , MN 3 in the switched-on state.
  • the current supplied by the current source ib 3 ensures, in particular, a voltage at the transistor MN 1 which is greater than a threshold voltage of the transistor MN 1 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

The invention relates to a multistage differential amplifier having an input stage, at which a differential input voltage is present, a load connected to the input stage, a CMFB circuit and an output stage, at which an amplified differential output voltage is output. In order to improve the stability of a common-mode regulating loop, a current source is provided, which additionally feeds current into the regulating loop and thereby ensures that a control voltage for the load does not fall below a predetermined value.

Description

  • The invention relates to a multistage differential amplifier, in particular having an even number of stages with a CMFB circuit in accordance with the preamble of [0001] Patent claim 1.
  • Operational amplifiers are essential components in many analog signal processing systems. In many applications, it is advantageous to use a fully differential operational amplifier (differential amplifier) whose output voltage, within a specific range, is not dependent on a common-mode voltage. [0002]
  • A fully differential differential amplifier generally requires a CMFB circuit (Common Mode Feedback Circuit) for setting the common-mode voltage, which usually lies in the middle between the positive and negative supply voltages (VDD+VSS)/2. [0003]
  • The basic construction of a differential amplifier with CMFB circuit is illustrated in FIG. 1. FIG. 1 shows an operational amplifier [0004] 3 having two inputs, at which a differential input voltage Vindiff is present, and two outputs, at which a differential amplified output voltage Voutdiff is output. The differential amplifier 3 furthermore comprises a CMFB circuit 2, which is connected in parallel with the output and serves for regulating the common-mode voltage to a mean value between the supply voltages. For this purpose, the operational amplifier 3 has an additional input Incntrl, to which the output voltages Uoutp, Uoutn are fed back via the CMFB circuit 2.
  • The gain of single-stage differential amplifiers is limited. Two- or multistage differential amplifiers are therefore used for higher gains. [0005]
  • A typical example of a two-stage differential amplifier is described in U.S. Pat. No. 5,955,922, wherein the CMFB circuit of the differential amplifier comprises an additional inverting element, as a result of which, in a feedback loop for setting the common-mode voltage, a total of three inversions take place between the feedback input and the outputs. The feedback is thus stable. With an even number of inversions, a positive feedback would be produced, as a result of which the system would be unstable. (In this connection, the term inversion is used when the increase in an input or control voltage leads to a reduction in the output quantity.) The differential amplifier illustrated in FIG. 3 of the U.S. patent specification has the disadvantage, however, that it is relatively unstable. [0006]
  • Therefore, the object of the present invention is to improve the stability properties of a multistage, in particular two-stage, differential amplifier. [0007]
  • This object is achieved according to the invention by means of the features specified in [0008] Patent claim 1. The subclaims relate to further refinements of the invention.
  • The essential concept of the invention consists in providing an additional current source, which feeds current into the feedback loop of the differential amplifier and ensures that a sufficiently high voltage is present at control inputs of the active load and does not switch off or overdrive the latter. The controllable load thus never enters into the blocked or linear state and the differential amplifier remains functional. [0009]
  • In accordance with a preferred embodiment of the invention, an inverting element is arranged between the CMFB circuit and the load of the input stage. In this case, the additional current source is preferably connected in parallel with the inverting element. As a result, the current to be regulated decreases and, at the same time, a smaller loop gain is produced. This in turn results in a higher stability of the differential amplifier, which is reflected in a higher phase margin. [0010]
  • In accordance with a preferred embodiment of the invention, furthermore, an I/U converter is provided, which is connected to a control node of the load. This I/U converter is preferably a transistor connected as a diode. [0011]
  • The inverting element is preferably likewise a transistor, in particular a MOS transistor. [0012]
  • In accordance with a preferred embodiment of the invention, the load of the input stage is realized as a current mirror, in particular as a MOS current mirror. [0013]
  • The outputs of the input stage are preferably connected to control inputs (gates) of the output stage. [0014]
  • The CMFB circuit is preferably realized as an SC circuit (SC: Switched Capacitor).[0015]
  • The invention is explained in more detail below by way of example with reference to the accompanying drawings, in which: [0016]
  • FIG. 1 shows a basic circuit diagram of a differential amplifier with CMFB circuit; and [0017]
  • FIG. 2 shows a simplified circuit diagram of a differential amplifier in accordance with an exemplary embodiment of the invention.[0018]
  • With regard to FIG. 1, reference is made to the introduction to the description. [0019]
  • FIG. 2 shows the circuit diagram of a differential amplifier having an input stage MP[0020] 1, MP2 and an output stage MN4 and MN5. The differential amplifier amplifies a differential signal present at the inputs inn, inp and outputs a differential, amplified output signal at the outputs OUTp, OUTn. The input stage comprises two PMOS transistors MP1, MP2, while the output stage is realized by means of two NMOS transistors MN4, MN5.
  • A load of the input stage is realized as a simple MOS current mirror comprising the transistors MN[0021] 2, MN3.
  • The input stage is fed by a current source ib[0022] 1 and the output stage is fed by identical current sources ib2, each of the MOS transistors MN4 and MN5 respectively being connected to one of the current sources ib2.
  • The differential amplifier furthermore comprises a [0023] feedback loop 1 with a conventional CMFB circuit 2. The CMFB circuit 2 comprises in each case two parallel-connected capacitors C1n, C2n and C1p, C2p for each of the transistors MN4 and MN5, respectively, of the output stage.
  • One connection of the capacitors C[0024] 1n, C2n, C1p, C2p is in each case connected to a reference voltage Vref, which represents the desired value for a common-mode voltage Vcm. The other connection of the capacitors C1n, C2n, C1p, C2p is connected to a voltage Vbias. The capacitors C1n, C2n, C1p, C2p are charged or discharged via switches S.
  • The [0025] feedback loop 1 furthermore comprises an inverting element, a PMOS transistor MP3 in the present case. An increase in the gate voltage at the transistor MP3 brings about a reduction in the drain current, in other words a negative feedback or inversion takes place. The gate connection of the inverting element MP3 is connected to an output of the CMFB circuit 2 which outputs a control voltage Vcntrl.
  • An MNOS transistor MN[0026] 1 connected as a diode is connected to the drain connection of the inverting element MP3. The gate connection of said transistor MN1 is connected to the gate connection of the current mirror MN2, MN3. The transistor MN1 connected as a diode essentially serves as an I/U converter for providing a control voltage for the current mirror MN2, MN3.
  • The drain connections of the transistors MN[0027] 2, MN3 are in turn fed back to the gate connections of the transistors MN4 and MN5, respectively, of the output stage.
  • The arrangement just described is already functional, but may have stability problems at high control voltages Vcntrl of the inverting element MP[0028] 3. As mentioned, the drain current of the transistor MP3 decreases at high control voltages Vcntrl. In the case of excessively small currents, therefore, it can happen that the transistor MN1 obtains high impedance and the transistors MN2, MN3 of the load switch off.
  • In order to avoid this, a current source ib[0029] 3 is provided, which is connected in parallel with the inverting element MP3, namely to the supply voltage Vdd and an output of the inverting element MP3. The current source ib3 additionally feeds current into the feedback loop 1 and thus ensures sufficient current in order to hold the transistor MN1 and the load MN2, MN3 in the switched-on state. The current supplied by the current source ib3 ensures, in particular, a voltage at the transistor MN1 which is greater than a threshold voltage of the transistor MN1.
  • If the control voltage Vcntrl tends toward VSS, the control voltage of the load MN[0030] 2, MN3 does not tend toward the supply voltage VDD owing to the current source ib3. Consequently, the input stage MP1, MP2 is never switched off. Since the gain factor of the regulating circuit is reduced, the correction is effected at lower speed, so that overall a greater stability is achieved.
  • List of [0031] reference symbols
    1 Feedback loop
    2 CMFB circuit
    3 Operational amplifier
    Vindiff Differential input voltage
    Voutdiff Differential output voltage
    Incntrl Auxiliary input
    ib1, ib2, ib3 Current sources
    MP1, MP2 Input stage
    MP3 Inverting element
    MN1 Transistor
    MN2, MN3 Load
    MN4, MN5 Output stage
    Cln, C2n Capacitors
    C1p, C2p Capacitors
    S Switch
    Vref Reference voltage
    Vbias Auxiliary voltage
    Vcntrl Control voltage
    Vdd, Vss Supply voltage

Claims (13)

1. A multistage differential amplifier comprising
an input stage
a load connected to the input stage,
a CMFB circuit;
an output stage, and
a feedback loop for setting a common-mode voltage wherein a current source is provided, which additionally feeds current into the feedback loop to prevent the load from being switched off.
2. A multistage differential amplifier according to claim 1, wherein
an inverting element is provided in the feedback loop.
3. A multistage differential amplifier according to claim 2, wherein the inverting element is connected to the CMFB circuit.
4. A multistage differential amplifier according to claim 1, wherein an I/U converter is connected downstream of the inverting element.
5. A multistage differential amplifier according to claim 4, the I/U converter is a transistor connected as a diode.
6. A multistage differential amplifier according to claim 2, wherein inverting element is a PMOS transistor.
7. A multistage differential amplifier according to claim 1, wherein the load is a current mirror.
8. A multistage differential amplifier according to claim 4, wherein the I/U converter is connected to the load.
9. A multistage differential amplifier according to claim 1, wherein the CMFB circuit is formed as an SC circuit.
10. A multistage differential amplifier according to claim 1, wherein an output of the input stage is connected to a control input of the output stage.
11. A multistage differential amplifier according to claim 2, wherein the current source is arranged in parallel with the inverting element.
12. A multistage differential amplifier according to claim 1, wherein the number of stages of the differential amplifier is even.
13. A multistage differential amplifier according to claim 12, wherein the number of stages of the differential amplifier is two.
US10/233,068 2001-08-31 2002-08-31 Multistage differential amplifier with CMFB circuit Expired - Lifetime US6888407B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10142707A DE10142707A1 (en) 2001-08-31 2001-08-31 Multistage differential amplifier includes current source that additionally feeds current into feedback loop, to prevent current mirror from being switched OFF
DE10142707.7 2001-08-31

Publications (2)

Publication Number Publication Date
US20030048134A1 true US20030048134A1 (en) 2003-03-13
US6888407B2 US6888407B2 (en) 2005-05-03

Family

ID=7697266

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/233,068 Expired - Lifetime US6888407B2 (en) 2001-08-31 2002-08-31 Multistage differential amplifier with CMFB circuit

Country Status (3)

Country Link
US (1) US6888407B2 (en)
CN (1) CN1187893C (en)
DE (1) DE10142707A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050116777A1 (en) * 2003-09-19 2005-06-02 Infineon Technologies Ag Multistage differential amplifier
CN103248324A (en) * 2013-04-23 2013-08-14 南京邮电大学 High-linearity low-noise amplifier
CN105141270A (en) * 2014-06-03 2015-12-09 德州仪器公司 Differential amplifier with high-speed common mode feedback

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7292637B2 (en) * 2003-12-17 2007-11-06 Rambus Inc. Noise-tolerant signaling schemes supporting simplified timing and data recovery
US7088181B1 (en) * 2004-03-05 2006-08-08 Marvell International Ltd. Method and apparatus for common mode control
US7132860B2 (en) * 2004-03-18 2006-11-07 Intersil Americas Inc. Differential-mode current feedback amplifiers
US7116132B2 (en) * 2004-03-18 2006-10-03 Intersil Americas Inc. Current feedback amplifiers with separate common-mode and differential-mode inputs
US7132859B2 (en) * 2004-03-18 2006-11-07 Intersil Americas Inc. Common-mode current feedback amplifiers
WO2006034371A2 (en) * 2004-09-20 2006-03-30 The Trustees Of Columbia University In The City Of New York Low voltage operational transconductance amplifier circuits
DE102004045709B4 (en) * 2004-09-21 2009-03-19 Infineon Technologies Ag Method for adjusting an amplifier and amplifier circuit
US7595691B2 (en) * 2007-09-04 2009-09-29 Himax Technologies Limited Pre-amplifier for a receiver and a method therefor
US7564307B2 (en) * 2007-09-04 2009-07-21 International Business Machines Corporation Common mode feedback amplifier with switched differential capacitor
US7663410B2 (en) * 2007-10-04 2010-02-16 Himax Technologies Limited Current-mode differential transmitter and receiver
US7679444B2 (en) * 2007-10-31 2010-03-16 Texas Instruments Incorporated Differential amplifier system
US7746171B2 (en) * 2008-07-25 2010-06-29 Analog Devices, Inc. Amplifier networks with controlled common-mode level and converter systems for use therewith
CN101369804B (en) 2008-09-27 2011-03-23 华为技术有限公司 Apparatus and method for eliminating feedback common-mode signal
US7876155B2 (en) * 2009-05-16 2011-01-25 Alcatel-Lucent Usa Inc. Transimpedance amplifier with distributed control of feedback line
KR20130069147A (en) * 2011-12-16 2013-06-26 삼성전자주식회사 Apparatus and circuit for amplifying baseband signal
CN102751956B (en) * 2012-08-02 2014-12-24 电子科技大学 Switched capacitor common-mode feedback structure
CN110377089B (en) * 2019-07-19 2020-12-15 杭州恒芯微电子科技有限公司 Simplified multi-stage differential operational amplifier output common-mode voltage stabilizing circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5187448A (en) * 1992-02-03 1993-02-16 Motorola, Inc. Differential amplifier with common-mode stability enhancement
US5631603A (en) * 1995-09-29 1997-05-20 Rockwell International Corporation Offset cancellation for differential amplifiers
DE69626021D1 (en) * 1996-10-30 2003-03-06 St Microelectronics Srl Fully differential two-stage operational amplifier with efficient common mode feedback circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050116777A1 (en) * 2003-09-19 2005-06-02 Infineon Technologies Ag Multistage differential amplifier
US7053711B2 (en) 2003-09-19 2006-05-30 Infineon Technologies Ag Multistage differential amplifier
CN103248324A (en) * 2013-04-23 2013-08-14 南京邮电大学 High-linearity low-noise amplifier
CN105141270A (en) * 2014-06-03 2015-12-09 德州仪器公司 Differential amplifier with high-speed common mode feedback

Also Published As

Publication number Publication date
CN1187893C (en) 2005-02-02
DE10142707A1 (en) 2003-04-03
CN1404218A (en) 2003-03-19
US6888407B2 (en) 2005-05-03

Similar Documents

Publication Publication Date Title
US6888407B2 (en) Multistage differential amplifier with CMFB circuit
EP0554743B1 (en) Differential amplifier with common-mode stability enhancement
US7330074B2 (en) Differential amplifier with cascade control
US5212455A (en) Differential output, power, cmos, operational amplifier
US7586373B2 (en) Fully differential class AB amplifier and amplifying method using single-ended, two-stage amplifier
KR100353295B1 (en) Amplifier with dynamic compensation and method
EP0829132B1 (en) RAIL-TO-RAIL INPUT STAGES WITH CONSTANT gm AND CONSTANT COMMON-MODE OUTPUT CURRENTS
US7474151B2 (en) Active load with adjustable common-mode level
US7312660B2 (en) Differential amplifier and active load for the same
US4598215A (en) Wide common mode range analog CMOS voltage comparator
US6891433B2 (en) Low voltage high gain amplifier circuits
EP0784885B1 (en) Amplifier
US9130521B2 (en) Operational amplifier circuit
US6833760B1 (en) Low power differential amplifier powered by multiple unequal power supply voltages
US11811373B2 (en) Class AB amplifier and operational amplifier
US5825228A (en) Low quiescent power, high output power rail-to rail amplifier output stages and methods for using same
US20050116777A1 (en) Multistage differential amplifier
US10574200B2 (en) Transconductance amplifier
US7449951B2 (en) Low voltage operational amplifier
US6642789B2 (en) Operational amplifier input stage and method
US6366169B1 (en) Fast rail-to-rail class AB output stage having stable output bias current and linear performance
US20030076163A1 (en) Differential amplifying method and apparatus capable of responding to a wide input voltage range
US6937100B2 (en) Amplifier circuit with common mode feedback
US20020005757A1 (en) Fully differential operational amplifier of the folded cascode type
US20040124921A1 (en) Low voltage amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAMAZAN, ERCAN;GAGGL, RICHARD;PECOURT, FREDERIC;AND OTHERS;REEL/FRAME:013466/0484;SIGNING DATES FROM 20020830 TO 20020910

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAMAZAN, ERCAN;GAGGL, RICHARD;PECOURT, FREDERIC;AND OTHERS;REEL/FRAME:014273/0043;SIGNING DATES FROM 20020830 TO 20020910

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH,GERM

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:024474/0958

Effective date: 20090703

Owner name: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH, GER

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:024474/0958

Effective date: 20090703

AS Assignment

Owner name: LANTIQ DEUTSCHLAND GMBH,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH;REEL/FRAME:024529/0635

Effective date: 20091106

Owner name: LANTIQ DEUTSCHLAND GMBH, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH;REEL/FRAME:024529/0635

Effective date: 20091106

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: GRANT OF SECURITY INTEREST IN U.S. PATENTS;ASSIGNOR:LANTIQ DEUTSCHLAND GMBH;REEL/FRAME:025406/0677

Effective date: 20101116

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: LANTIQ BETEILIGUNGS-GMBH & CO. KG, GERMANY

Free format text: RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:035453/0712

Effective date: 20150415

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: LANTIQ BETEILIGUNGS-GMBH & CO. KG, GERMANY

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:LANTIQ DEUTSCHLAND GMBH;LANTIQ BETEILIGUNGS-GMBH & CO. KG;REEL/FRAME:045086/0015

Effective date: 20150303