US20020166256A1 - Process and apparatus for cleaning a silicon surface - Google Patents
Process and apparatus for cleaning a silicon surface Download PDFInfo
- Publication number
- US20020166256A1 US20020166256A1 US10/188,545 US18854502A US2002166256A1 US 20020166256 A1 US20020166256 A1 US 20020166256A1 US 18854502 A US18854502 A US 18854502A US 2002166256 A1 US2002166256 A1 US 2002166256A1
- Authority
- US
- United States
- Prior art keywords
- silicon wafer
- chamber
- pressure
- hydrogen gas
- temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 287
- 230000008569 process Effects 0.000 title claims abstract description 281
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 164
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 164
- 239000010703 silicon Substances 0.000 title claims abstract description 164
- 238000004140 cleaning Methods 0.000 title claims abstract description 54
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims abstract description 78
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 32
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 32
- 239000001301 oxygen Substances 0.000 claims abstract description 32
- 238000011109 contamination Methods 0.000 claims abstract description 28
- 239000007789 gas Substances 0.000 claims abstract description 25
- 238000005086 pumping Methods 0.000 claims abstract description 15
- 238000012546 transfer Methods 0.000 claims description 22
- 238000010438 heat treatment Methods 0.000 claims description 19
- 239000010453 quartz Substances 0.000 claims description 18
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 18
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 5
- 238000010943 off-gassing Methods 0.000 claims description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 2
- 239000010931 gold Substances 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 238000007747 plating Methods 0.000 claims description 2
- 238000012545 processing Methods 0.000 abstract description 40
- 239000001257 hydrogen Substances 0.000 abstract description 19
- 229910052739 hydrogen Inorganic materials 0.000 abstract description 19
- 235000012431 wafers Nutrition 0.000 description 124
- 229910052799 carbon Inorganic materials 0.000 description 16
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 15
- 239000000356 contaminant Substances 0.000 description 9
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 7
- 230000006870 function Effects 0.000 description 6
- 238000004590 computer program Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 4
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 3
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 3
- 229910052801 chlorine Inorganic materials 0.000 description 3
- 239000000460 chlorine Substances 0.000 description 3
- 230000001276 controlling effect Effects 0.000 description 3
- 239000012776 electronic material Substances 0.000 description 3
- 239000011737 fluorine Substances 0.000 description 3
- 229910052731 fluorine Inorganic materials 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 3
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000003749 cleanliness Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 229910001873 dinitrogen Inorganic materials 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 229910017843 NF3 Inorganic materials 0.000 description 1
- 229910007264 Si2H6 Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000009529 body temperature measurement Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 1
- 229910052986 germanium hydride Inorganic materials 0.000 description 1
- 229910002804 graphite Inorganic materials 0.000 description 1
- 239000010439 graphite Substances 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- GVGCUCJTUSOZKP-UHFFFAOYSA-N nitrogen trifluoride Chemical compound FN(F)F GVGCUCJTUSOZKP-UHFFFAOYSA-N 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
- H01L21/02046—Dry cleaning only
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/906—Cleaning of wafer as interim step
Definitions
- the present invention relates generally to semiconductor processing and, more particularly, to a process and an apparatus for cleaning silicon surfaces.
- the fabrication of semiconductor devices on a silicon wafer involves the formation of layers of various electronic materials, such as epitaxial silicon layers, passivation layers, insulation layers, etc., on a silicon surface.
- the performance of the semiconductor device depends upon the quality of the layers formed, which in turn depends strongly upon the cleanliness of the processing environment and of the underlying silicon surface.
- Silicon surfaces are particularly susceptible to native oxide contamination.
- Native oxides are non-stoichiometric silicon oxides that can form any time a silicon surface is exposed to ambient atmosphere. Such exposure inevitably occurs during the course of device fabrication, for example, when wafers are being loaded into a processing chamber. Because the native oxides form under non-controlled atmospheric conditions, native oxides tend to grow at different rates from wafer to wafer, leading to different device performance depending on the wafer from which the device was formed. Moreover, the presence of native oxides may interfere with the electrical properties of the individual device, resulting in, for example, device noise, degraded performance, or even total failure.
- the silicon surface must be free of contaminants and impurities such as oxygen and carbon.
- One method of removing native oxides and other contaminants involves baking the wafer at a high-temperature, for example, greater than 1000 ° C., immediately prior to the formation or deposition of a layer of electronic material. Typically, this involves baking the wafer in the same chamber in which the subsequent deposition step is performed. Such baking methods, however, generally cannot be used with wafers having devices thereon because most semiconductor devices cannot withstand such high temperatures.
- some cleaning methods introduce a reactive gas, such as SiH 4 or Si 2 H 6 , or GeH 4 , or NF 3 , into the chamber to help remove the native oxide layer and other contaminants.
- a reactive gas such as SiH 4 or Si 2 H 6 , or GeH 4 , or NF 3
- the use of such reactive gases allows the baking temperature to be reduced below 950° C.
- reactive gases not only attack the native oxide layer, but also other layers and devices on the wafer.
- the use of such reactive gases can leave residues in the chamber that can contaminate the wafers that are supposed to be cleaned.
- Some reactive gases also can attack the chamber walls. The chamber will thus require periodic cleaning and maintenance to remove the residues and repair any corrosion incurred during the wafer cleaning process.
- One aspect of the present invention provides a process of cleaning a silicon surface.
- the process involves transferring a silicon wafer into a chamber and maintaining the silicon wafer at a process temperature of not greater than about 800° C. and a process pressure of less than about 1 Torr while flowing hydrogen gas across a surface of the silicon wafer.
- the present invention provides an apparatus for cleaning a surface of a silicon wafer.
- the apparatus includes a housing having therein a chamber defined by surfaces comprised of quartz.
- a reflector is positioned outside the chamber.
- a susceptor is positioned within the chamber and configured to accommodate the silicon wafer such that a first surface of the silicon wafer faces the reflector.
- a heater is configured to radiate heat towards only a second surface of the silicon wafer.
- An inlet port and a vacuum port are positioned opposite each other such that a gas introduced from the inlet port flows across the first surface of the silicon wafer towards the vacuum port.
- FIG. 1 shows a top view of a multi-chamber-clustered semiconductor processing system
- FIG. 2 is a flowchart showing one embodiment of a process according to the present invention.
- FIG. 3 is a graph showing interfacial oxygen contaminant concentration on a silicon surface after cleaning in accordance with the present invention as a function of process pressure at three hydrogen pumping speeds;
- FIGS. 4A and 4B show oxygen and carbon contaminant concentrations, respectively, on a silicon surface as a function of process temperature at four process pressures and the corresponding four hydrogen flow rates;
- FIG. 5 is a flowchart showing another embodiment of a process according to the present invention.
- FIG. 6 is a graph showing interfacial contaminant concentrations remaining on a silicon surface after cleaning in accordance with the present invention as a function of wafer depth;
- FIG. 7A is a cross sectional view of one embodiment of an apparatus for cleaning a silicon wafer according to the present invention.
- FIG. 7B illustrates a system control computer program that can be used to control a cleaning apparatus and/or implement a process of the present invention.
- the present invention provides a method and an apparatus for cleaning a silicon surface.
- the methods and apparatuses of the present invention can be incorporated into a multi-chamber-clustered semiconductor processing system, like the one shown in FIG. 1.
- a multi-chamber-clustered semiconductor processing system like the one shown in FIG. 1.
- One such system is supplied by Applied Materials, Inc. in Santa Clara, Calif. under the Centura® mark. Though the descriptions that follow will discuss the present invention in the context of a multi-chamber-clustered system, those of ordinary skill will recognize that the methods and apparatuses of the present invention are not limited to use with such systems.
- FIG. 1 shows one embodiment of a multi-chamber-clustered system 10 wherein a silicon wafer can be transported from one single-wafer processing chamber to another without breaking vacuum.
- a central load-lock system 20 comprises two load-locks 21 , 23 , each of which is evacuated by a vacuum pump 24 . Silicon wafers are loaded into one of the load locks 21 , which is then evacuated, and then a wafer is transported into a central transfer chamber 25 .
- the transfer chamber 25 is kept constantly under a dry evacuated environment, typically around 100 Torr or less of dry N 2 , and contains equipment, such as a robotic arm, to move the wafer from one processing chamber into another.
- the multi-chamber-clustered system has a plurality of single-wafer processing chambers 31 , 32 , 33 , 34 that are arranged around and connected to the transfer chamber 25 .
- a fabrication operation such as masking, etching, deposition, etc., is carried out in each processing chamber.
- the wafer is processed in one processing chamber, and then transported into the transfer chamber 25 from which it is transferred to the next processing chamber. After the wafer has been processed through the series of the processing chambers 31 , 32 , 33 , 34 , it is transported via the transfer chamber 25 to either of the load-locks 21 , 23 .
- Several wafers can be processed simultaneously in different chambers (one wafer per chamber). This allows a high throughput of wafers to be continually processed through the multi-chamber-clustered system 10 .
- a process in accordance with one aspect of the present invention involves cleaning a silicon wafer surface in a low pressure and high hydrogen flow rate environment.
- the inventors have discovered that maximizing the hydrogen flow rate while maintaining a low pressure (which can be achieved using high pumping speeds) allows for native oxide and other contaminant removal at relatively low temperatures and without the use of a reactive gas.
- the processes of the present invention are able to remove substantially all interfacial contamination of oxygen, carbon, nitrogen, chlorine, and fluorine as can be detected using currently available analytical techniques, and leave the silicon wafer surface substantially free of contamination.
- FIG. 2 One embodiment of a process according to the present invention is illustrated in the flowchart of FIG. 2.
- the silicon wafer Before a silicon wafer is loaded into, e.g., one of the load locks 21 and before the process starts at 40 , the silicon wafer typically is pre-treated by dipping in a hydrogen fluoride (HF) solution, rinsing and drying, as is well-known in the art.
- HF hydrogen fluoride
- the process according to the present invention begins at 40 with transferring a silicon wafer from, e.g., a transfer chamber 25 , into a processing chamber, e.g., 31 , 32 , 33 , or 34 at step 41 .
- the processing chamber may be a deposition chamber or other processing chamber wherein the silicon wafer will be processed after the wafer is cleaned, or the processing chamber may be a dedicated cleaning chamber, e.g., 31 , connected to a pump 22 .
- the silicon wafer may be an unprocessed wafer, or a semiprocessed wafer having silicon exposed at a surface thereof.
- “silicon wafer” includes without limitation doped and undoped silicon, monocrystalline or epitaxially grown silicon, and silicon wafers having devices, interconnects, junctions, layers, windows, patterns, or other electronic features thereon.
- the silicon wafer is transferred into the processing chamber at a temperature that is lower than a process temperature at which the silicon wafer will be cleaned.
- the inventors have observed that transferring the silicon wafer at a lower temperature advantageously reduces the time needed to clean the silicon wafer surface.
- the silicon wafer generally is transferred into the processing chamber at a transfer temperature of less than about 600° C., and typically between about 450° C. and about 600° C. In one embodiment, the transfer temperature is about 550° C.
- the silicon wafer is transferred into the processing chamber at a pressure higher than a process pressure at which the silicon wafer will be cleaned.
- the pressure at which the silicon wafer is transferred into the chamber is less than about 100 Torr, and typically falls in the range of about 20 Torr to about 100 Torr.
- the processing chamber is evacuated at step 42 to a process pressure of less than about 1 Torr.
- the process pressure is the total pressure within the processing chamber while the silicon wafer surface is being cleaned.
- the process pressure is between about 0.1 Torr and about 1 Torr.
- the process pressure is between about 0.2 Torr and about 0.5 Torr.
- the process pressure includes a partial pressure of oxygen and water of less than about 10 ⁇ Torr, and typically between about 1 ⁇ Torr and about 5 ⁇ Torr.
- the partial pressure of oxygen and water is about 3 ⁇ Torr.
- step 43 hydrogen gas is flowed over a surface of the silicon wafer at a flow rate of up to about 3 standard liters per minute (SLM) through a chamber volume of about 10 liters.
- SLM standard liters per minute
- 3 SLM is about the maximum flow rate of hydrogen gas that can be practicably achieved while maintaining the process pressure below about 1 Torr using currently available vacuum pumps. It is envisioned that, as higher pumping speed vacuum systems become available, higher maximum flow rates will become practicable.
- a flow rate between about 0.03 SLM and about 3 SLM of hydrogen gas is typically used.
- a flow rate of about 0.3 SLM is used.
- the silicon wafer is heated to a process temperature not higher than about 800° C.
- the process temperature is between about 700° C. and about 800° C.
- the process temperature is between about 750° C. and about 775° C.
- the process temperature is about 770° C.
- the silicon wafer is heated to the process temperature only after the processing chamber has been evacuated to the process pressure. This allows contaminants brought into the chamber during wafer transfer to be removed.
- the silicon wafer is maintained at the process temperature and the process pressure while hydrogen gas is flowed across the surface of the silicon wafer until substantially all interfacial oxygen contamination is removed.
- the silicon wafer is maintained at the process temperature and pressure while flowing hydrogen gas across the surface for less than about 5 minutes.
- the silicon wafer is maintained at the process temperature and pressure while flowing hydrogen gas across the surface for between about 1 minute and about 3 minutes.
- the silicon wafer is maintained at the process temperature and pressure while flowing hydrogen gas across the surface for about 2 minutes. Oxygen contamination levels of less than about 1 ⁇ 10 18 atoms per cubic centimeter may be achieved with the processes described above.
- the process ends at 46 , at which point the hydrogen flow is stopped. If the silicon wafer is to be processed further in the processing chamber, the pressure and temperature are adjusted for the next processing step. If the silicon wafer is to be transferred out of the processing chamber, the wafer is returned to the transfer temperature and the processing chamber to the transfer pressure (typically by introducing nitrogen gas), and the silicon wafer is then transferred out of the processing chamber into, e.g., a transfer chamber.
- the transfer temperature and the processing chamber typically by introducing nitrogen gas
- FIG. 3 shows concentration of interfacial oxygen contamination remaining on a silicon wafer surface as a function of process pressure after cleaning with processes of the present invention at three different pumping speeds.
- the interfacial oxygen concentration has a minimum at a process pressure between about 0.1 and about 1 Torr. Below a process pressure of about 0.3 Torr, the interfacial oxygen concentration begins to increase. Even with process pressures around 0.01 Torr, the interfacial oxygen concentration level achieved is higher than that achieved with process pressures around 0.3 Torr.
- FIGS. 4A and 4B show concentrations of oxygen and carbon contamination, respectively, remaining on a silicon wafer surface as a function of process temperature after cleaning with processes of the present invention at four different process pressures (and corresponding four hydrogen flow rates).
- the graphs in FIGS. 4A and 4B show, at about 750° C., the lowest oxygen and carbon contamination levels were observed at process pressures of less than about 1 Torr.
- the process temperature is increased from about 750° C. to about 780° C., the oxygen and carbon contamination levels achieved with process pressures of less than about 1 Torr were seen to remain about the same.
- FIG. 5 illustrates an embodiment of a process according to the present invention that takes advantage of this observed decrease in contamination levels.
- Steps 50 through 53 of this embodiment are similar to steps 40 to 45 of the embodiment described above, with reference to FIG. 2.
- the process begins at step 50 by transferring a silicon wafer from, e.g., a transfer chamber, into a process chamber at step 51 .
- the silicon wafer is pre-treated with a hydrogen fluoride (HF) dip, followed by rinsing and drying, before being transferred into the process chamber, as described above.
- HF hydrogen fluoride
- the chamber is evacuated to a first process pressure (P 1 ), hydrogen gas is flowed over a surface of the silicon wafer at a first flow rate (R 1 ), and the wafer is heated to a first process temperature (T 1 ) at a step 52 .
- the first process pressure is less than about 1 Torr, and the first flow rate advantageously is maximized while maintaining the first process pressure at less than about 1 Torr.
- the first flow rate typically is not higher than about 3 SLM.
- the first process temperature is not higher than about 800° C., and typically is not higher than about 770° C. In one embodiment, the first process temperature is about 750° C.
- Step 53 The silicon wafer is maintained at step 53 at the first process pressure and at the first process temperature while hydrogen gas is flowed at the first flow rate across the surface of the silicon wafer for less than about 5 minutes, and typically less than about 3 minutes.
- Step 53 can achieve oxygen contamination levels of less than about 1 ⁇ 10 18 atoms per cubic centimeter. It may be desired, however, to attain even lower concentrations of interfacial oxygen.
- the chamber pressure is raised to a second process pressure (P 2 ) greater than the first process pressure (P 1 ), and the silicon wafer is heated to a second process temperature (T 2 ) greater than the first process temperature (T 1 ).
- the second process pressure is greater than about 1 Torr, and typically ranges between about 10 Torr and about 100 Torr. In one embodiment, the second process pressure is about 25 Torr.
- the higher process pressure (P 2 ) allows hydrogen gas to be flowed through the process chamber at a second flow rate (R 2 ) greater than the first flow rate (R 1 ). It is desirable to maximize the second flow rate while maintaining the second process pressure.
- the second flow rate is greater than about 3 SLM, and typically ranges between about 10 SLM and about 50 SLM. In one embodiment, the second flow rate is about 20 SLM.
- the wafer temperature is raised to second process temperature (T 2 ) that is greater than the first process temperature (T 1 ), but still not higher than about 800° C.
- the second process temperature is typically between about 775° C. and about 800° C. In one embodiment where the first process temperature is about 750° C., the second process temperature is about 780° C.
- the silicon wafer at step 55 is maintained at the second process pressure and second process temperature while hydrogen gas is flowed at the second flow rate across the surface of the silicon wafer for up to about 3 minutes.
- the silicon wafer is maintained at the second process pressure and the second process temperature while hydrogen gas is flowed at the second flow rate for about 2 minutes.
- Oxygen contamination levels of less than about 5 ⁇ 10 17 atoms per cubic centimeter, and carbon contamination levels of less than about 2 ⁇ 10 17 atoms per cubic centimeter, may be achieved after step 55 .
- steps 54 and 55 into processes of the present invention also can achieve at least the same level of contamination removal more quickly than steps 50 through 53 (or the embodiment described above, with reference to FIG. 2) alone.
- the silicon wafer is maintained at the first process pressure (P 1 ) and the first process temperature (T 1 ) while hydrogen gas is flowed across the surface of the silicon wafer at the first flow rate (R 1 ) for about 1 minute.
- the silicon wafer is then maintained at the second process pressure (P 2 ) and the second process temperature (T 2 ) while hydrogen gas is flowed across the surface of the silicon wafer at the second flow rate (R 2 ) for about 1 minute.
- Such an embodiment removes in about 2 minutes substantially all interfacial oxygen and carbon contamination.
- the process ends at 56 , at which point the hydrogen flow is stopped. If the silicon wafer is to be processed further in the processing chamber, the pressure and temperature are adjusted for the next processing step. If the silicon wafer is to be transferred out of the processing chamber, the wafer is returned to the transfer temperature and the processing chamber to the transfer pressure (typically by introducing dry nitrogen gas), and the silicon wafer is then transferred out of the processing chamber into, e.g., a transfer chamber.
- the transfer temperature and the processing chamber typically by introducing dry nitrogen gas
- FIG. 6 shows the concentration levels of oxygen, carbon, nitrogen, chlorine and fluorine contamination remaining on a silicon surface, detected by secondary ion mass spectroscopy (SIMS), as a function of wafer depth after cleaning with the processes of the present invention.
- SIMS secondary ion mass spectroscopy
- the processes of the present invention provide low temperature cleaning of silicon surfaces without the use of a reactive gas, and so without the risk of contamination from the residues that such reactive gases can create. Moreover, the risk of the chamber or devices on the silicon wafer being attacked by such reactive gases during wafer cleaning is also eliminated. Processes in accordance with the present invention can be used to clean the surface of any type of silicon wafer. After being cleaned in accordance with the present invention, the silicon wafer may be processed by a variety of processing methods known to those of skill in the art.
- the cleaning processes of the present invention may be carried out in the same chamber in which a further processing step, such as deposition of an electronic material, will be performed.
- the cleaning process is carried out in a dedicated cleaning chamber.
- a dedicated cleaning chamber reduces the risk that residues from other processing steps will contaminate the silicon wafer surface during the cleaning process.
- no reactive gases are introduced into the cleaning chamber, which is expected to reduce the time and cost involved in maintaining the chamber.
- the use of a dedicated cleaning chamber also is expected to increase the throughput of silicon wafers processed through a multi-chamber-clustered system, such as the one depicted in FIG. 1.
- FIG. 7A shows one embodiment of a dedicated apparatus for cleaning a surface of a silicon wafer in accordance with another aspect of the present invention.
- the cleaning apparatus of the present invention advantageously can be incorporated into a multi-chamber-clustered system as one of the plurality of single-wafer processing chambers.
- the inventive features of the present cleaning apparatus also can be incorporated into cleaning apparatuses that are not used in a multi-chamber clustered system.
- the cleaning apparatus of the present invention and its advantages will be described in conjunction with the processes of the present invention. However, those of ordinary skill in the art will recognize that other processes can be practiced with a cleaning apparatus of the present invention.
- the embodiment of a cleaning apparatus 100 shown in FIG. 7A comprises a housing 110 ; a chamber 120 defined by an upper quartz dome 122 , a lower quartz dome 124 , and a quartz lining 126 ; a susceptor 130 positioned within the chamber 120 and configured to accommodate to a silicon wafer; a reflector 112 positioned outside the chamber 120 ; a heater 150 , shown in this embodiment as a lamp module or a plurality of lamps; an inlet port 140 leading to a gas supply represented in FIG. 7A by a gas tank 141 ; and a vacuum port 142 leading to a vacuum system 160 for evacuating the chamber 120 .
- the cleaning apparatus 100 includes a system controller 200 which controls various operations of the cleaning apparatus, such as gas flow, process temperature and process pressure.
- a silicon wafer 132 is first transferred into the chamber 120 from, e.g., a transfer chamber (not shown) and placed on the susceptor 130 such that a first surface 134 of the silicon wafer faces the reflector 112 and a second surface 136 contacts the susceptor 130 .
- the first surface 134 corresponds to the surface of the silicon wafer that is to be cleaned.
- the vacuum system 160 evacuates the chamber 120 through the vacuum port 142 .
- the vacuum port 142 is positioned opposite the inlet port 140 such that hydrogen gas introduced into the chamber flows from the inlet port 140 across the first surface 134 towards the vacuum port 142 , as indicated by the arrows. Flowing the gas across the silicon wafer surface in this manner improves the leak integrity of the chamber because fewer seals are needed.
- the vacuum system 160 may be the same vacuum system used in a multi-chamber-clustered system to evacuate the transfer chamber and/or other single-wafer processing chambers, or it may be a separate vacuum system dedicated to the cleaning apparatus.
- the vacuum system 160 comprises a vacuum pump that is placed near the chamber, or near the point of use, such that the conductance through the vacuum system and the flow rate of gas across the silicon wafer surface may be maximized.
- Any type of vacuum pump may be used in accordance with the present invention.
- increased conductance can be achieved by minimizing the length of vacuum line connecting the vacuum pump to the vacuum port and/or increasing the diameter of the vacuum line.
- Increasing the vacuum line diameter increases outgassing and thus the risk of contamination, and also increases the cost of the vacuum system.
- less than 3 feet of vacuum line is used to connect the vacuum pump to the vacuum port.
- a mechanical dry pump with a pumping speed of about 100 cubic meters per hour is connected with the chamber via about 1 to 3 feet of 2-inch diameter vacuum line and is operated with the throttle valve fully open.
- the heater 150 in the present cleaning apparatus 100 is configured to radiate heat through the lower quartz dome 124 towards only one surface (shown here as the second surface 136 ) of the silicon wafer 132 .
- the reflector 112 reflects heat towards the other surface (shown here as the first surface 134 ). It has been observed that one-sided heating in conjunction with a reflector provides a more uniform temperature across the wafer (e.g., a variance of about ⁇ 1.5° C. has been observed). Additionally, one-sided heating with a reflector provides more reproducible heating from wafer to wafer in that the heating variation that is typically seen with wafers having different patterns and features is reduced. Heating from one surface of the wafer as opposed to both surfaces also reduces the cost of building and operating the cleaning apparatus.
- the heater 150 comprises a lamp module, or a plurality of lamps, positioned below the susceptor 130 . Any type of lamp, such as halogen lamps, may be used. Other heating elements known to those of skill in the art, such as resistive heating elements, also can be used as the heater 150 in accordance with the present invention.
- the reflector 112 comprises a gold plating on a surface of the cleaning apparatus 100 that faces the first surface 134 of the silicon wafer 132 .
- the upper part of the chamber 120 is shielded from the short-wavelength radiation of the heater 150 so that the temperature of the silicon wafer 132 can be read correctly, even in the case of patterned wafers, by a pyrometer 170 placed directly above the silicon wafer.
- the susceptor 130 advantageously is opaque, and absorbs heat from the heater 150 and transfers it to the second surface 136 of the silicon wafer with which it is in contact.
- the susceptor 130 may be made of solid silicon carbide, silicon carbide coated graphite, or any other material known in the art for such use.
- the susceptor 130 is connected with a motor (not shown) that rotates the silicon wafer 132 within the chamber, so that the first surface 134 of the silicon wafer is more uniformly exposed to the gas flowing from the inlet port 140 .
- the susceptor 130 has no rotation mechanism, and the inlet port 140 defines a slit that flows the gas across all of the first surface 134 in a plane. Because the one-sided heating configuration in conjunction with a reflector provides relatively uniform heating across the surface of the silicon wafer, rotation of the wafer is not necessary to provide uniform exposure to the heater. Elimination of a motor and other rotation hardware simplifies the construction and maintenance of the cleaning apparatus of the present invention.
- All surfaces that define the chamber 120 comprise quartz. Quartz is preferred over metal to minimize the risk of outgassing from the chamber surfaces contaminating the silicon wafer.
- the surfaces defining the chamber 120 are made of a low outgassing quartz.
- the surfaces defining the chamber 120 are made of an infraredtransparent quartz that remains at a lower temperature than the silicon wafer when the heater is activated.
- the surfaces defining the chamber 120 comprise the upper quartz dome 122 , the lower quartz dome 124 , and the quartz lining 126 .
- the embodiment of the cleaning apparatus shown in FIG. 7A includes a system controller 200 having a computer readable medium 210 and a processor 220 .
- the processor 220 contains a single board computer (SBC), analog and digital input/output boards, interface boards and stepper motor controller boards (not shown).
- SBC single board computer
- Various parts of the cleaning apparatus of the present invention conform to the Versa Modular Europeans (VME) standard that defines board, card cage, and connector dimensions and types.
- VME Versa Modular Europeans
- the VME standard also defines the bus structure having a 16-bit data bus and 24-bit address bus.
- the system controller 200 controls all the operations of the cleaning apparatus 100 .
- the system controller executes system control software, which is a computer program stored in or transmitted by the computer-readable medium 210 .
- Computer-readable medium includes any mechanism for storing or transmitting information in a form readable by a computer, and includes, without limitation: memory; magnetic disk storage media; optical storage media; electrical, optical, acoustical, or other form of propagated signals; and the like.
- the computer program includes sets of instructions that dictate the timing, gas flow rates, process pressures, process temperatures, heater power levels, susceptor position, and other parameters of a particular process.
- Input/output devices 230 such as a monitor and a keyboard are used to interface between a user and the system controller 200 .
- a process of cleaning silicon surfaces in accordance with the present invention can be implemented using a computer program that is stored in or transmitted by the computer-readable medium.
- the computer program code can be written in any conventional computer readable programming language, such as 68000 assembly language, C, C++, Pascal, Fortran, or others.
- process parameters such as gas flow rates, process pressures and process temperatures necessary to carry out the processing of a silicon wafer in an apparatus of the present invention.
- FIG. 7B illustrates an example of the hierarchy of the system control program for implementing a process according to the present invention.
- the system control program includes a chamber manager subroutine 300 that controls execution of various chamber component subroutines that control operation of the chamber components necessary to carry out the process.
- chamber component subroutines are hydrogen gas control subroutine 310 , pressure control subroutine 320 , and heater control subroutine 330 .
- Those having ordinary skill in the art would readily recognize that other chamber control subroutines can be included depending on the processes desired to be performed in the chamber.
- the chamber manager subroutine 300 selectively schedules or calls the chamber component subroutines in accordance with the process being executed.
- the chamber manager subroutine 300 includes steps of monitoring the various chamber components, determining which components need to be operated based on the process parameters for the process set to be executed and causing execution of a chamber component subroutine responsive to the monitoring and determining steps.
- the hydrogen gas control subroutine 310 has program code for controlling hydrogen gas flow rates.
- the hydrogen gas control subroutine 310 controls the open/close position of the safety shut-off valves, and also ramps up/down a mass flow controller 143 to obtain the desired flow rate.
- the hydrogen gas control subroutine 310 is invoked by the chamber manager subroutine 300 , as are all chamber component subroutines, and receives from the chamber manager subroutine 300 process parameters related to the desired flow rates.
- the hydrogen gas control subroutine 310 operates by opening the gas supply lines and repeatedly (i) reading the necessary mass flow controllers, (ii) comparing the readings to the desired flow rate parameters received from the chamber manager subroutine 300 , (iii) and adjusting the mass flow controllers as necessary. Furthermore, the hydrogen gas control subroutine 310 includes steps for monitoring the hydrogen gas flow for unsafe flow rates, and activating the safety shut-off valves when an unsafe condition is detected.
- the pressure control subroutine 320 comprises program code for controlling the pressure in the chamber 120 by regulating the size of the opening of the throttle valve in the vacuum system 160 .
- the pressure control subroutine 320 controls the chamber pressure to the desired level in relation to the total process gas flow, chamber size, and pumping set point pressure for the exhaust system.
- the pressure control subroutine 320 operates by measuring the pressure in the chamber 120 by reading one or more conventional pressure manometers connected to the chamber; comparing the measured pressures to the desired process pressure parameters received from the chamber manager subroutine 300 ; obtaining PID (proportional, integral and differential) values from a stored pressure table corresponding to the desired process pressure; and adjusting the throttle valve according to the PID values obtained from the pressure table.
- PID proportional, integral and differential
- the process control subroutine measures the partial pressure of oxygen and water in the chamber 120 , receives from the chamber manager subroutine desired partial pressure parameters, and adjusts the throttle valve accordingly.
- the pressure control subroutine 320 is written to open or close the throttle valve to a particular opening size to regulate the pressure in the chamber.
- the heater control subroutine 330 comprises program code for controlling the power provided to heater 150 that is used to heat the silicon wafer 132 .
- the heater control subroutine 330 operates by measuring the temperature in the chamber 120 by reading the voltage output of temperature measurement devices, such as a pyrometer 171 aimed at the susceptor 130 ; comparing the measured temperature to the desired process temperature received from the chamber manager subroutine 300 ; and adjusting the power to the heater 150 to obtain the desired process temperature.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Cleaning Or Drying Semiconductors (AREA)
- Chemical Vapour Deposition (AREA)
- Drying Of Semiconductors (AREA)
Abstract
A low pressure-high hydrogen flow rate process of cleaning a silicon wafer surface is described. The combination of process pressures below about 1 Torr with hydrogen flow rates up to about 3 SLM has been found to remove substantially all oxygen contamination from the silicon wafer surface at process temperatures less than about 800° C. without the use of a reactive gas. After processing at such process pressures and flow rates, even lower levels of oxygen contamination may be achieved by then increasing the process pressure, the hydrogen flow rate, and the process temperature, though the process temperature still remains less than 800° C. The combination of low pressure and high hydrogen flow rate can be achieved using a vacuum pumping speed of at least 30 cubic meters per hour. The present invention also describes an apparatus for cleaning a silicon wafer surface in which the processes of the present invention and other processes can be practiced.
Description
- The present invention relates generally to semiconductor processing and, more particularly, to a process and an apparatus for cleaning silicon surfaces.
- The fabrication of semiconductor devices on a silicon wafer involves the formation of layers of various electronic materials, such as epitaxial silicon layers, passivation layers, insulation layers, etc., on a silicon surface. The performance of the semiconductor device depends upon the quality of the layers formed, which in turn depends strongly upon the cleanliness of the processing environment and of the underlying silicon surface.
- Silicon surfaces are particularly susceptible to native oxide contamination. Native oxides are non-stoichiometric silicon oxides that can form any time a silicon surface is exposed to ambient atmosphere. Such exposure inevitably occurs during the course of device fabrication, for example, when wafers are being loaded into a processing chamber. Because the native oxides form under non-controlled atmospheric conditions, native oxides tend to grow at different rates from wafer to wafer, leading to different device performance depending on the wafer from which the device was formed. Moreover, the presence of native oxides may interfere with the electrical properties of the individual device, resulting in, for example, device noise, degraded performance, or even total failure.
- To achieve acceptable semiconductor device yields per wafer and acceptable device performance, the silicon surface must be free of contaminants and impurities such as oxygen and carbon. One method of removing native oxides and other contaminants involves baking the wafer at a high-temperature, for example, greater than1000° C., immediately prior to the formation or deposition of a layer of electronic material. Typically, this involves baking the wafer in the same chamber in which the subsequent deposition step is performed. Such baking methods, however, generally cannot be used with wafers having devices thereon because most semiconductor devices cannot withstand such high temperatures.
- To lower the baking temperature, some cleaning methods introduce a reactive gas, such as SiH4 or Si2H6, or GeH4, or NF3, into the chamber to help remove the native oxide layer and other contaminants. The use of such reactive gases allows the baking temperature to be reduced below 950° C. However, such reactive gases not only attack the native oxide layer, but also other layers and devices on the wafer. The use of such reactive gases can leave residues in the chamber that can contaminate the wafers that are supposed to be cleaned. Some reactive gases also can attack the chamber walls. The chamber will thus require periodic cleaning and maintenance to remove the residues and repair any corrosion incurred during the wafer cleaning process.
- One aspect of the present invention provides a process of cleaning a silicon surface. In one embodiment, the process involves transferring a silicon wafer into a chamber and maintaining the silicon wafer at a process temperature of not greater than about 800° C. and a process pressure of less than about 1 Torr while flowing hydrogen gas across a surface of the silicon wafer.
- In another aspect, the present invention provides an apparatus for cleaning a surface of a silicon wafer. In one embodiment, the apparatus includes a housing having therein a chamber defined by surfaces comprised of quartz. A reflector is positioned outside the chamber. A susceptor is positioned within the chamber and configured to accommodate the silicon wafer such that a first surface of the silicon wafer faces the reflector. A heater is configured to radiate heat towards only a second surface of the silicon wafer. An inlet port and a vacuum port are positioned opposite each other such that a gas introduced from the inlet port flows across the first surface of the silicon wafer towards the vacuum port.
- The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
- FIG. 1 shows a top view of a multi-chamber-clustered semiconductor processing system;
- FIG. 2 is a flowchart showing one embodiment of a process according to the present invention;
- FIG. 3 is a graph showing interfacial oxygen contaminant concentration on a silicon surface after cleaning in accordance with the present invention as a function of process pressure at three hydrogen pumping speeds;
- FIGS. 4A and 4B show oxygen and carbon contaminant concentrations, respectively, on a silicon surface as a function of process temperature at four process pressures and the corresponding four hydrogen flow rates;
- FIG. 5 is a flowchart showing another embodiment of a process according to the present invention;
- FIG. 6 is a graph showing interfacial contaminant concentrations remaining on a silicon surface after cleaning in accordance with the present invention as a function of wafer depth;
- FIG. 7A is a cross sectional view of one embodiment of an apparatus for cleaning a silicon wafer according to the present invention; and
- FIG. 7B illustrates a system control computer program that can be used to control a cleaning apparatus and/or implement a process of the present invention.
- The present invention provides a method and an apparatus for cleaning a silicon surface. The methods and apparatuses of the present invention can be incorporated into a multi-chamber-clustered semiconductor processing system, like the one shown in FIG. 1. One such system is supplied by Applied Materials, Inc. in Santa Clara, Calif. under the Centura® mark. Though the descriptions that follow will discuss the present invention in the context of a multi-chamber-clustered system, those of ordinary skill will recognize that the methods and apparatuses of the present invention are not limited to use with such systems.
- FIG. 1 shows one embodiment of a multi-chamber-clustered
system 10 wherein a silicon wafer can be transported from one single-wafer processing chamber to another without breaking vacuum. A central load-lock system 20 comprises two load-locks vacuum pump 24. Silicon wafers are loaded into one of theload locks 21, which is then evacuated, and then a wafer is transported into acentral transfer chamber 25. Thetransfer chamber 25 is kept constantly under a dry evacuated environment, typically around 100 Torr or less of dry N2, and contains equipment, such as a robotic arm, to move the wafer from one processing chamber into another. - The multi-chamber-clustered system has a plurality of single-
wafer processing chambers transfer chamber 25. A fabrication operation, such as masking, etching, deposition, etc., is carried out in each processing chamber. The wafer is processed in one processing chamber, and then transported into thetransfer chamber 25 from which it is transferred to the next processing chamber. After the wafer has been processed through the series of theprocessing chambers transfer chamber 25 to either of the load-locks system 10. - A process in accordance with one aspect of the present invention involves cleaning a silicon wafer surface in a low pressure and high hydrogen flow rate environment. The inventors have discovered that maximizing the hydrogen flow rate while maintaining a low pressure (which can be achieved using high pumping speeds) allows for native oxide and other contaminant removal at relatively low temperatures and without the use of a reactive gas. Neither the use of low pressures with lower hydrogen flow rates, or higher pressures with high hydrogen flow rate, achieved the same levels of cleanliness at low temperatures as the combination of low pressure and high hydrogen flow rates did. In many cases, the processes of the present invention are able to remove substantially all interfacial contamination of oxygen, carbon, nitrogen, chlorine, and fluorine as can be detected using currently available analytical techniques, and leave the silicon wafer surface substantially free of contamination.
- One embodiment of a process according to the present invention is illustrated in the flowchart of FIG. 2. Before a silicon wafer is loaded into, e.g., one of the
load locks 21 and before the process starts at 40, the silicon wafer typically is pre-treated by dipping in a hydrogen fluoride (HF) solution, rinsing and drying, as is well-known in the art. - The process according to the present invention begins at40 with transferring a silicon wafer from, e.g., a
transfer chamber 25, into a processing chamber, e.g., 31, 32, 33, or 34 atstep 41. The processing chamber may be a deposition chamber or other processing chamber wherein the silicon wafer will be processed after the wafer is cleaned, or the processing chamber may be a dedicated cleaning chamber, e.g., 31, connected to apump 22. The silicon wafer may be an unprocessed wafer, or a semiprocessed wafer having silicon exposed at a surface thereof. Thus, “silicon wafer” includes without limitation doped and undoped silicon, monocrystalline or epitaxially grown silicon, and silicon wafers having devices, interconnects, junctions, layers, windows, patterns, or other electronic features thereon. - In one embodiment, the silicon wafer is transferred into the processing chamber at a temperature that is lower than a process temperature at which the silicon wafer will be cleaned. The inventors have observed that transferring the silicon wafer at a lower temperature advantageously reduces the time needed to clean the silicon wafer surface. The silicon wafer generally is transferred into the processing chamber at a transfer temperature of less than about 600° C., and typically between about 450° C. and about 600° C. In one embodiment, the transfer temperature is about 550° C.
- Typically, the silicon wafer is transferred into the processing chamber at a pressure higher than a process pressure at which the silicon wafer will be cleaned. In general, the pressure at which the silicon wafer is transferred into the chamber is less than about 100 Torr, and typically falls in the range of about 20 Torr to about 100 Torr.
- After the silicon wafer is transferred into the processing chamber, the processing chamber is evacuated at
step 42 to a process pressure of less than about 1 Torr. The process pressure is the total pressure within the processing chamber while the silicon wafer surface is being cleaned. Typically, the process pressure is between about 0.1 Torr and about 1 Torr. In one embodiment, the process pressure is between about 0.2 Torr and about 0.5 Torr. In another embodiment, the process pressure includes a partial pressure of oxygen and water of less than about 10 μTorr, and typically between about 1 μTorr and about 5 μTorr. In one embodiment, the partial pressure of oxygen and water is about 3 μTorr. - At
step 43, hydrogen gas is flowed over a surface of the silicon wafer at a flow rate of up to about 3 standard liters per minute (SLM) through a chamber volume of about 10 liters. In accordance with the present invention, it is desired to maximize the flow rate of hydrogen while maintaining the process pressure below about 1 Torr. It has been observed that 3 SLM is about the maximum flow rate of hydrogen gas that can be practicably achieved while maintaining the process pressure below about 1 Torr using currently available vacuum pumps. It is envisioned that, as higher pumping speed vacuum systems become available, higher maximum flow rates will become practicable. In current embodiments, a flow rate between about 0.03 SLM and about 3 SLM of hydrogen gas is typically used. In another embodiment, a flow rate of about 0.3 SLM is used. - As indicated above, high pumping speeds are used to achieve high hydrogen flow rates while maintaining the process pressure at less than about 1 Torr. Pumping speeds of greater than about 30 cubic meters per hour have been found to be effective in the processes of the present invention. Typically, pumping speeds between about 30 cubic meters per hour and about 200 cubic meters per hour are used. In one embodiment, a pumping speed of about 100 cubic meters per hour was found to provide a good balance between cleaning efficacy and cost.
- At
step 44, the silicon wafer is heated to a process temperature not higher than about 800° C. Typically, the process temperature is between about 700° C. and about 800° C. In one embodiment, the process temperature is between about 750° C. and about 775° C. In another embodiment, the process temperature is about 770° C. - In one embodiment, the silicon wafer is heated to the process temperature only after the processing chamber has been evacuated to the process pressure. This allows contaminants brought into the chamber during wafer transfer to be removed.
- At
step 45, the silicon wafer is maintained at the process temperature and the process pressure while hydrogen gas is flowed across the surface of the silicon wafer until substantially all interfacial oxygen contamination is removed. Typically, the silicon wafer is maintained at the process temperature and pressure while flowing hydrogen gas across the surface for less than about 5 minutes. In one embodiment, the silicon wafer is maintained at the process temperature and pressure while flowing hydrogen gas across the surface for between about 1 minute and about 3 minutes. In another embodiment, the silicon wafer is maintained at the process temperature and pressure while flowing hydrogen gas across the surface for about 2 minutes. Oxygen contamination levels of less than about 1×1018 atoms per cubic centimeter may be achieved with the processes described above. - The process ends at46, at which point the hydrogen flow is stopped. If the silicon wafer is to be processed further in the processing chamber, the pressure and temperature are adjusted for the next processing step. If the silicon wafer is to be transferred out of the processing chamber, the wafer is returned to the transfer temperature and the processing chamber to the transfer pressure (typically by introducing nitrogen gas), and the silicon wafer is then transferred out of the processing chamber into, e.g., a transfer chamber.
- FIG. 3 shows concentration of interfacial oxygen contamination remaining on a silicon wafer surface as a function of process pressure after cleaning with processes of the present invention at three different pumping speeds. Surprisingly, the inventors observed that, below a certain process pressure, the interfacial oxygen concentration does not continue to decrease as the process pressure is decreased, but actually begins to increase, regardless of pumping speed. As can be seen in FIG. 3, the interfacial oxygen concentration has a minimum at a process pressure between about 0.1 and about 1 Torr. Below a process pressure of about 0.3 Torr, the interfacial oxygen concentration begins to increase. Even with process pressures around 0.01 Torr, the interfacial oxygen concentration level achieved is higher than that achieved with process pressures around 0.3 Torr.
- FIGS. 4A and 4B show concentrations of oxygen and carbon contamination, respectively, remaining on a silicon wafer surface as a function of process temperature after cleaning with processes of the present invention at four different process pressures (and corresponding four hydrogen flow rates). As the graphs in FIGS. 4A and 4B show, at about 750° C., the lowest oxygen and carbon contamination levels were observed at process pressures of less than about 1 Torr. As the process temperature is increased from about 750° C. to about 780° C., the oxygen and carbon contamination levels achieved with process pressures of less than about 1 Torr were seen to remain about the same.
- However, at higher process pressures, increasing the process temperature caused the oxygen and carbon contamination levels to decrease markedly. At about 780° C., lower oxygen and carbon contamination levels were observed at process pressures greater than 1 Torr, particularly greater than about 10 Torr, than were seen at process pressures of less than about 1 Torr. In the case of oxygen, a two-to three-fold decrease in contamination level was observed between the process pressure of about 0.4 Torr (hydrogen flow rate of about 0.6 SLM) and about 14 Torr (12 SLM hydrogen) at 780° C. In the case of carbon, a three-to four-fold decrease in contamination level was observed over the same range.
- FIG. 5 illustrates an embodiment of a process according to the present invention that takes advantage of this observed decrease in contamination levels.
Steps 50 through 53 of this embodiment are similar tosteps 40 to 45 of the embodiment described above, with reference to FIG. 2. The process begins atstep 50 by transferring a silicon wafer from, e.g., a transfer chamber, into a process chamber atstep 51. Typically, the silicon wafer is pre-treated with a hydrogen fluoride (HF) dip, followed by rinsing and drying, before being transferred into the process chamber, as described above. - After the silicon wafer is transferred into the process chamber, the chamber is evacuated to a first process pressure (P1), hydrogen gas is flowed over a surface of the silicon wafer at a first flow rate (R1), and the wafer is heated to a first process temperature (T1) at a
step 52. The first process pressure is less than about 1 Torr, and the first flow rate advantageously is maximized while maintaining the first process pressure at less than about 1 Torr. Given currently available vacuum pumps, the first flow rate typically is not higher than about 3 SLM. The first process temperature is not higher than about 800° C., and typically is not higher than about 770° C. In one embodiment, the first process temperature is about 750° C. - The silicon wafer is maintained at
step 53 at the first process pressure and at the first process temperature while hydrogen gas is flowed at the first flow rate across the surface of the silicon wafer for less than about 5 minutes, and typically less than about 3 minutes.Step 53 can achieve oxygen contamination levels of less than about 1×1018 atoms per cubic centimeter. It may be desired, however, to attain even lower concentrations of interfacial oxygen. - At
step 54, the chamber pressure is raised to a second process pressure (P2) greater than the first process pressure (P1), and the silicon wafer is heated to a second process temperature (T2) greater than the first process temperature (T1). The second process pressure is greater than about 1 Torr, and typically ranges between about 10 Torr and about 100 Torr. In one embodiment, the second process pressure is about 25 Torr. The higher process pressure (P2) allows hydrogen gas to be flowed through the process chamber at a second flow rate (R2) greater than the first flow rate (R1). It is desirable to maximize the second flow rate while maintaining the second process pressure. The second flow rate is greater than about 3 SLM, and typically ranges between about 10 SLM and about 50 SLM. In one embodiment, the second flow rate is about 20 SLM. - As discussed above, at higher process pressures (and correspondingly higher hydrogen flow rates), increasing the process temperature was seen to result in a marked decrease in oxygen and carbon contamination levels. The wafer temperature is raised to second process temperature (T2) that is greater than the first process temperature (T1), but still not higher than about 800° C. The second process temperature is typically between about 775° C. and about 800° C. In one embodiment where the first process temperature is about 750° C., the second process temperature is about 780° C.
- The silicon wafer at
step 55 is maintained at the second process pressure and second process temperature while hydrogen gas is flowed at the second flow rate across the surface of the silicon wafer for up to about 3 minutes. In one embodiment, the silicon wafer is maintained at the second process pressure and the second process temperature while hydrogen gas is flowed at the second flow rate for about 2 minutes. Oxygen contamination levels of less than about 5×1017 atoms per cubic centimeter, and carbon contamination levels of less than about 2×1017 atoms per cubic centimeter, may be achieved afterstep 55. - The incorporation of
steps steps 50 through 53 (or the embodiment described above, with reference to FIG. 2) alone. In one embodiment, the silicon wafer is maintained at the first process pressure (P1) and the first process temperature (T1) while hydrogen gas is flowed across the surface of the silicon wafer at the first flow rate (R1) for about 1 minute. The silicon wafer is then maintained at the second process pressure (P2) and the second process temperature (T2) while hydrogen gas is flowed across the surface of the silicon wafer at the second flow rate (R2) for about 1 minute. Such an embodiment removes in about 2 minutes substantially all interfacial oxygen and carbon contamination. - The process ends at56, at which point the hydrogen flow is stopped. If the silicon wafer is to be processed further in the processing chamber, the pressure and temperature are adjusted for the next processing step. If the silicon wafer is to be transferred out of the processing chamber, the wafer is returned to the transfer temperature and the processing chamber to the transfer pressure (typically by introducing dry nitrogen gas), and the silicon wafer is then transferred out of the processing chamber into, e.g., a transfer chamber.
- FIG. 6 shows the concentration levels of oxygen, carbon, nitrogen, chlorine and fluorine contamination remaining on a silicon surface, detected by secondary ion mass spectroscopy (SIMS), as a function of wafer depth after cleaning with the processes of the present invention. The graphs in FIG. 6 show that the processes of the present invention can achieve contamination levels below the detection limit of currently available SIMS for some contaminants. Given currently available SIMS detection limits, the processes of the present invention can remove substantially all interfacial oxygen, carbon, nitrogen, chlorine, and fluorine contamination from a silicon wafer surface.
- The processes of the present invention provide low temperature cleaning of silicon surfaces without the use of a reactive gas, and so without the risk of contamination from the residues that such reactive gases can create. Moreover, the risk of the chamber or devices on the silicon wafer being attacked by such reactive gases during wafer cleaning is also eliminated. Processes in accordance with the present invention can be used to clean the surface of any type of silicon wafer. After being cleaned in accordance with the present invention, the silicon wafer may be processed by a variety of processing methods known to those of skill in the art.
- As indicated above, the cleaning processes of the present invention may be carried out in the same chamber in which a further processing step, such as deposition of an electronic material, will be performed. Advantageously, however, the cleaning process is carried out in a dedicated cleaning chamber. A dedicated cleaning chamber reduces the risk that residues from other processing steps will contaminate the silicon wafer surface during the cleaning process. When used in conjunction with a process provided by the present invention, no reactive gases are introduced into the cleaning chamber, which is expected to reduce the time and cost involved in maintaining the chamber. The use of a dedicated cleaning chamber also is expected to increase the throughput of silicon wafers processed through a multi-chamber-clustered system, such as the one depicted in FIG. 1.
- FIG. 7A shows one embodiment of a dedicated apparatus for cleaning a surface of a silicon wafer in accordance with another aspect of the present invention. The cleaning apparatus of the present invention advantageously can be incorporated into a multi-chamber-clustered system as one of the plurality of single-wafer processing chambers. The inventive features of the present cleaning apparatus also can be incorporated into cleaning apparatuses that are not used in a multi-chamber clustered system. The cleaning apparatus of the present invention and its advantages will be described in conjunction with the processes of the present invention. However, those of ordinary skill in the art will recognize that other processes can be practiced with a cleaning apparatus of the present invention.
- The embodiment of a
cleaning apparatus 100 shown in FIG. 7A comprises ahousing 110; achamber 120 defined by anupper quartz dome 122, alower quartz dome 124, and aquartz lining 126; asusceptor 130 positioned within thechamber 120 and configured to accommodate to a silicon wafer; areflector 112 positioned outside thechamber 120; aheater 150, shown in this embodiment as a lamp module or a plurality of lamps; aninlet port 140 leading to a gas supply represented in FIG. 7A by agas tank 141; and avacuum port 142 leading to avacuum system 160 for evacuating thechamber 120. Thecleaning apparatus 100 includes asystem controller 200 which controls various operations of the cleaning apparatus, such as gas flow, process temperature and process pressure. - As used with a process of the present invention, a
silicon wafer 132 is first transferred into thechamber 120 from, e.g., a transfer chamber (not shown) and placed on thesusceptor 130 such that afirst surface 134 of the silicon wafer faces thereflector 112 and asecond surface 136 contacts thesusceptor 130. As described herein, thefirst surface 134 corresponds to the surface of the silicon wafer that is to be cleaned. - The
vacuum system 160 evacuates thechamber 120 through thevacuum port 142. Thevacuum port 142 is positioned opposite theinlet port 140 such that hydrogen gas introduced into the chamber flows from theinlet port 140 across thefirst surface 134 towards thevacuum port 142, as indicated by the arrows. Flowing the gas across the silicon wafer surface in this manner improves the leak integrity of the chamber because fewer seals are needed. - The
vacuum system 160 may be the same vacuum system used in a multi-chamber-clustered system to evacuate the transfer chamber and/or other single-wafer processing chambers, or it may be a separate vacuum system dedicated to the cleaning apparatus. - In one embodiment, the
vacuum system 160 comprises a vacuum pump that is placed near the chamber, or near the point of use, such that the conductance through the vacuum system and the flow rate of gas across the silicon wafer surface may be maximized. Any type of vacuum pump may be used in accordance with the present invention. Generally, increased conductance can be achieved by minimizing the length of vacuum line connecting the vacuum pump to the vacuum port and/or increasing the diameter of the vacuum line. Increasing the vacuum line diameter, however, increases outgassing and thus the risk of contamination, and also increases the cost of the vacuum system. Advantageously, less than 3 feet of vacuum line is used to connect the vacuum pump to the vacuum port. In one embodiment, a mechanical dry pump with a pumping speed of about 100 cubic meters per hour is connected with the chamber via about 1 to 3 feet of 2-inch diameter vacuum line and is operated with the throttle valve fully open. - Unlike other processing chambers which typically radiate heat towards the wafer from both the top and bottom surfaces, the
heater 150 in thepresent cleaning apparatus 100 is configured to radiate heat through thelower quartz dome 124 towards only one surface (shown here as the second surface 136) of thesilicon wafer 132. Thereflector 112 reflects heat towards the other surface (shown here as the first surface 134). It has been observed that one-sided heating in conjunction with a reflector provides a more uniform temperature across the wafer (e.g., a variance of about ±1.5° C. has been observed). Additionally, one-sided heating with a reflector provides more reproducible heating from wafer to wafer in that the heating variation that is typically seen with wafers having different patterns and features is reduced. Heating from one surface of the wafer as opposed to both surfaces also reduces the cost of building and operating the cleaning apparatus. - In one embodiment, the
heater 150 comprises a lamp module, or a plurality of lamps, positioned below thesusceptor 130. Any type of lamp, such as halogen lamps, may be used. Other heating elements known to those of skill in the art, such as resistive heating elements, also can be used as theheater 150 in accordance with the present invention. - In one embodiment, the
reflector 112 comprises a gold plating on a surface of thecleaning apparatus 100 that faces thefirst surface 134 of thesilicon wafer 132. In another embodiment, the upper part of thechamber 120 is shielded from the short-wavelength radiation of theheater 150 so that the temperature of thesilicon wafer 132 can be read correctly, even in the case of patterned wafers, by apyrometer 170 placed directly above the silicon wafer. - The
susceptor 130 advantageously is opaque, and absorbs heat from theheater 150 and transfers it to thesecond surface 136 of the silicon wafer with which it is in contact. Thesusceptor 130 may be made of solid silicon carbide, silicon carbide coated graphite, or any other material known in the art for such use. In one embodiment, thesusceptor 130 is connected with a motor (not shown) that rotates thesilicon wafer 132 within the chamber, so that thefirst surface 134 of the silicon wafer is more uniformly exposed to the gas flowing from theinlet port 140. - In another embodiment, the
susceptor 130 has no rotation mechanism, and theinlet port 140 defines a slit that flows the gas across all of thefirst surface 134 in a plane. Because the one-sided heating configuration in conjunction with a reflector provides relatively uniform heating across the surface of the silicon wafer, rotation of the wafer is not necessary to provide uniform exposure to the heater. Elimination of a motor and other rotation hardware simplifies the construction and maintenance of the cleaning apparatus of the present invention. - All surfaces that define the
chamber 120 comprise quartz. Quartz is preferred over metal to minimize the risk of outgassing from the chamber surfaces contaminating the silicon wafer. In one embodiment, the surfaces defining thechamber 120 are made of a low outgassing quartz. In another embodiment, the surfaces defining thechamber 120 are made of an infraredtransparent quartz that remains at a lower temperature than the silicon wafer when the heater is activated. In the embodiment shown, the surfaces defining thechamber 120 comprise theupper quartz dome 122, thelower quartz dome 124, and thequartz lining 126. - The embodiment of the cleaning apparatus shown in FIG. 7A includes a
system controller 200 having a computerreadable medium 210 and aprocessor 220. Theprocessor 220 contains a single board computer (SBC), analog and digital input/output boards, interface boards and stepper motor controller boards (not shown). Various parts of the cleaning apparatus of the present invention conform to the Versa Modular Europeans (VME) standard that defines board, card cage, and connector dimensions and types. The VME standard also defines the bus structure having a 16-bit data bus and 24-bit address bus. - The
system controller 200 controls all the operations of thecleaning apparatus 100. The system controller executes system control software, which is a computer program stored in or transmitted by the computer-readable medium 210. Computer-readable medium includes any mechanism for storing or transmitting information in a form readable by a computer, and includes, without limitation: memory; magnetic disk storage media; optical storage media; electrical, optical, acoustical, or other form of propagated signals; and the like. The computer program includes sets of instructions that dictate the timing, gas flow rates, process pressures, process temperatures, heater power levels, susceptor position, and other parameters of a particular process. Input/output devices 230 such as a monitor and a keyboard are used to interface between a user and thesystem controller 200. - A process of cleaning silicon surfaces in accordance with the present invention can be implemented using a computer program that is stored in or transmitted by the computer-readable medium. The computer program code can be written in any conventional computer readable programming language, such as 68000 assembly language, C, C++, Pascal, Fortran, or others. Also stored in or transmitted by the computer-readable medium are process parameters such as gas flow rates, process pressures and process temperatures necessary to carry out the processing of a silicon wafer in an apparatus of the present invention.
- FIG. 7B illustrates an example of the hierarchy of the system control program for implementing a process according to the present invention. The system control program includes a
chamber manager subroutine 300 that controls execution of various chamber component subroutines that control operation of the chamber components necessary to carry out the process. Examples of chamber component subroutines are hydrogengas control subroutine 310,pressure control subroutine 320, andheater control subroutine 330. Those having ordinary skill in the art would readily recognize that other chamber control subroutines can be included depending on the processes desired to be performed in the chamber. - In operation, the
chamber manager subroutine 300 selectively schedules or calls the chamber component subroutines in accordance with the process being executed. Typically, thechamber manager subroutine 300 includes steps of monitoring the various chamber components, determining which components need to be operated based on the process parameters for the process set to be executed and causing execution of a chamber component subroutine responsive to the monitoring and determining steps. - The hydrogen
gas control subroutine 310 has program code for controlling hydrogen gas flow rates. The hydrogengas control subroutine 310 controls the open/close position of the safety shut-off valves, and also ramps up/down amass flow controller 143 to obtain the desired flow rate. The hydrogengas control subroutine 310 is invoked by thechamber manager subroutine 300, as are all chamber component subroutines, and receives from thechamber manager subroutine 300 process parameters related to the desired flow rates. Typically, the hydrogengas control subroutine 310 operates by opening the gas supply lines and repeatedly (i) reading the necessary mass flow controllers, (ii) comparing the readings to the desired flow rate parameters received from thechamber manager subroutine 300, (iii) and adjusting the mass flow controllers as necessary. Furthermore, the hydrogengas control subroutine 310 includes steps for monitoring the hydrogen gas flow for unsafe flow rates, and activating the safety shut-off valves when an unsafe condition is detected. - The
pressure control subroutine 320 comprises program code for controlling the pressure in thechamber 120 by regulating the size of the opening of the throttle valve in thevacuum system 160. Thepressure control subroutine 320 controls the chamber pressure to the desired level in relation to the total process gas flow, chamber size, and pumping set point pressure for the exhaust system. Typically, thepressure control subroutine 320 operates by measuring the pressure in thechamber 120 by reading one or more conventional pressure manometers connected to the chamber; comparing the measured pressures to the desired process pressure parameters received from thechamber manager subroutine 300; obtaining PID (proportional, integral and differential) values from a stored pressure table corresponding to the desired process pressure; and adjusting the throttle valve according to the PID values obtained from the pressure table. In one embodiment, the process control subroutine measures the partial pressure of oxygen and water in thechamber 120, receives from the chamber manager subroutine desired partial pressure parameters, and adjusts the throttle valve accordingly. In another embodiment, thepressure control subroutine 320 is written to open or close the throttle valve to a particular opening size to regulate the pressure in the chamber. - The
heater control subroutine 330 comprises program code for controlling the power provided toheater 150 that is used to heat thesilicon wafer 132. Theheater control subroutine 330 operates by measuring the temperature in thechamber 120 by reading the voltage output of temperature measurement devices, such as apyrometer 171 aimed at thesusceptor 130; comparing the measured temperature to the desired process temperature received from thechamber manager subroutine 300; and adjusting the power to theheater 150 to obtain the desired process temperature. - The processes and apparatuses of the present invention have been described with reference to certain embodiments. Those of ordinary skill in the art will recognize that numerous variations, modifications, and improvements can be made to the embodiments described above. For example, hydrogen gas may be passed through a purifying filter before being flowed across the silicon wafer surface in the present processes, and such a purifying filter may be added to an apparatus of the present invention. The scope of the present invention is not limited to the above embodiments, but is defined by the claims that follow.
Claims (57)
1. A process for cleaning a surface of a silicon wafer in a chamber, the process comprising:
first transferring the silicon wafer into the chamber;
evacuating the chamber to a process pressure of less than about 1 Torr;
while maintaining the process pressure, flowing hydrogen gas across the surface of the silicon wafer;
heating the silicon wafer to a process temperature of not higher than about 800° C.; and
maintaining the silicon wafer at the process pressure and at the process temperature while flowing hydrogen gas across the surface.
2. The process according to claim 1 , wherein the silicon wafer is transferred into the chamber at a temperature less than the process temperature.
3. The process according to claim 1 , wherein the silicon wafer is transferred into the chamber at a temperature between about 450° C. and about 600° C.
4. The process according to claim 1 , wherein the silicon wafer is transferred into the chamber at a temperature of about 550° C.
5. The process according to claim 1 , wherein the process pressure is between about 0.1 Torr and about 1 Torr.
6. The process according to claim 1 , wherein the process pressure is between about 0.2 Torr and about 0.5 Torr.
7. The process according to claim 1 , wherein hydrogen gas is flowed at a rate of between about 0.03 SLM and about 3 SLM.
8. The process according to claim 1 , wherein hydrogen gas is flowed at a rate of about 0.3 SLM.
9. The process according to claim 1 , further comprising maximizing the flow of hydrogen gas across the surface while maintaining the process pressure at less than about 1 Torr.
10. The process according to claim 1 , wherein the process pressure is maintained while flowing hydrogen gas using a pumping speed of at least about 30 cubic meters per hour.
11. The process according to claim 1 , wherein the process pressure is maintained while flowing hydrogen gas using a pumping speed between about 30 and about 200 cubic meters per hour.
12. The process according to claim 1 , wherein the process pressure is maintained while flowing hydrogen gas using a pumping speed of about 100 cubic meters per hour.
13. The process according to claim 1 , wherein the process temperature is between about 700° C. and about 800° C.
14. The process according to claim 1 , wherein the process temperature is between about 750° C. and about 775° C.
15. The process according to claim 1 , wherein the silicon wafer is maintained at the process pressure and at the process temperature while flowing hydrogen gas across the surface for less than about 5 minutes.
16. The process according to claim 1 , wherein the silicon wafer is maintained at the process pressure and at the process temperature while flowing the hydrogen gas across the surface until substantially all interfacial oxygen contamination is removed from the surface.
17. The process according to claim 1 , wherein evacuating the chamber occurs prior to heating the silicon wafer.
18. The process according to claim 1 , wherein flowing hydrogen gas occurs prior to heating the silicon wafer.
19. The process according to claim 1 , wherein the process pressure comprises a partial pressure of water and oxygen of less than about 10 μTorr.
20. The process according to claim 1 , wherein the process pressure comprises a partial pressure of water and oxygen of between about 1 μTorr to about 5 μTorr.
21. A process for cleaning a surface of a silicon wafer in a chamber, the process comprising:
first transferring the silicon wafer into the chamber;
evacuating the chamber to a first process pressure of less than about 1 Torr;
while maintaining the first process pressure, flowing hydrogen gas across the surface of the silicon wafer at a first flow rate;
heating the silicon wafer to a first process temperature of not higher than about 800° C.;
maintaining the silicon wafer at the first process pressure and at the first process temperature while flowing hydrogen gas at the first flow rate across the surface; then
increasing the first process pressure to a second process pressure of greater than about 1 Torr;
increasing the flow of hydrogen gas across the surface of the silicon wafer from the first flow rate to a second flow rate while maintaining the second process pressure;
increasing the first process temperature to a second process temperature, the second process temperature still being not higher than about 800° C.; and
maintaining the silicon wafer at the second process pressure and the second process temperature while flowing hydrogen gas at the second flow rate across the surface.
22. The process according to claim 21 , wherein the second process pressure is between about 10 Torr and about 100 Torr.
23. The process according to claim 21 , wherein the second flow rate is greater than about 3 SLM.
24. The process according to claim 21 , wherein the second flow rate is between about 10 SLM and about 50 SLM.
25. The process according to claim 21 , wherein the first process temperature is not higher than about 770° C.
26. The process according to claim 21 , wherein the second process temperature is between about 775° C. and about 800° C.
27. The process according to claim 21 , wherein the silicon wafer is maintained at the first process pressure and at the first process temperature while flowing hydrogen gas at the first flow rate across the surface for less than about 3 minutes, and
wherein the silicon wafer is maintained at the second process pressure and at the second process temperature while flowing hydrogen gas at the second flow rate across the surface for less than about 3 minutes.
28. A process for cleaning a surface of a silicon wafer in a chamber, the process comprising:
first transferring the silicon wafer into the chamber at a transfer temperature of less than about 600° C.;
evacuating the chamber to a first process pressure of less than about 1 Torr;
flowing hydrogen gas across the surface of the silicon wafer at a first flow rate of up to about 3 SLM while maintaining the first process pressure;
heating the silicon wafer to a first process temperature of not higher than about 770° C.;
maintaining the silicon wafer at the first process pressure and at the first process temperature while flowing hydrogen gas across the surface at the first flow rate for less than about 3 minutes; then
increasing the first process pressure to a second process pressure of between about 10 Torr and about 100 Torr;
increasing the flow of hydrogen gas across the surface of the silicon wafer from the first flow rate to a second flow rate of between about 10 SLM and about 50 SLM;
increasing the first process temperature to a second process temperature, the second process temperature being not higher than about 800° C.; and
maintaining the silicon wafer at the second process pressure and the second process temperature while flowing hydrogen gas at the second flow rate across the surface for not more than about 3 minutes.
29. The process according to claim 28 , wherein the first process pressure is between about 0.1 Torr and about 1 Torr.
30. The process according to claim 28 , wherein the first process pressure is between about 0.2 Torr and about 0.5 Torr.
31. The process according to claim 28 , wherein the first flow rate is between about 0.03 SLM and about 3 SLM.
32. The process according to claim 28 , wherein the first flow rate is about 0.3 SLM.
33. The process according to claim 28 , wherein the first process temperature is between about 700° C. and about 770° C.
34. The process according to claim 28 , wherein evacuating the chamber occurs prior to heating the silicon wafer.
35. The process according to claim 28 , wherein flowing hydrogen gas occurs prior to heating the silicon wafer.
36. The process according to claim 28 , wherein the second process pressure is about 25 Torr.
37. The process according to claim 28 , wherein the second flow rate is about 20 SLM.
38. The process according to claim 28 , wherein the first process temperature is about 750° C. and the second process temperature is about 780° C.
39. The process according to claim 28 , wherein the second process temperature is between about 775° C. and about 800° C.
40. The process according to claim 28 , wherein the silicon wafer is maintained at the first process pressure and at the first process temperature while flowing hydrogen gas at the first flow rate across the surface for about 1 minute.
41. The process according to claim 28 , wherein the silicon wafer is maintained at the second process pressure and at the second process temperature while flowing hydrogen gas at the second flow rate across the surface for about 1 minute.
42. An apparatus for cleaning a surface of a silicon wafer, the silicon wafer having a first surface corresponding to the surface to be cleaned and a second surface, the apparatus comprising:
a housing having:
a chamber defined by surfaces comprised of quartz;
a reflector positioned outside the chamber;
a susceptor positioned within the chamber and configured to accommodate the silicon wafer such that the first surface faces the reflector;
an inlet port; and
a vacuum port positioned opposite the inlet port such that a gas introduced from the inlet port flows across the first surface towards the vacuum port; and
a heater configured to radiate heat towards only the second surface of the silicon wafer.
43. The apparatus according to claim 42 , wherein the surfaces defining the chamber comprise a low outgassing quartz.
44. The apparatus according to claim 42 , wherein the surfaces defining the chamber comprise an infrared-transparent quartz.
45. The apparatus according to claim 42 , wherein the surfaces defining the chamber comprise an upper quartz dome, a lower quartz dome, and a quartz lining.
46. The apparatus according to claim 42 , wherein the second surface of the silicon wafer is in contact with the susceptor, and the susceptor transfers heat from the heater to the silicon wafer.
47. The apparatus according to claim 42 , wherein the heater comprises one lamp module positioned outside the chamber.
48. The apparatus according to claim 42 , wherein the heater comprises a plurality of lamps positioned outside the chamber.
49. The apparatus according to claim 42 , further comprising a vacuum system connected with the vacuum port.
50. The apparatus according to claim 49 , wherein the vacuum system comprises a high-speed vacuum pump.
51. The apparatus according to claim 49 , wherein the vacuum system comprises a point-of-use pump connected with the vacuum port via a 2-inch diameter vacuum line.
52. The apparatus according to claim 42 , wherein the reflector comprises a gold plating.
53. The apparatus according to claim 42 , wherein the susceptor is configured to be able to rotate the silicon wafer.
54. The apparatus according to claim 42 , wherein the inlet port defines a slit such that gas introduced through the inlet port flows across the first surface in a plane.
55. A computer-readable medium having stored thereon instructions to direct operation of a cleaning apparatus, the instructions comprising:
first transferring a silicon wafer into a chamber;
evacuating the chamber to a process pressure of less than about 1 Torr;
while maintaining the process pressure, flowing hydrogen gas across a surface of the silicon wafer;
heating the silicon wafer to a process temperature of not higher than about 800° C.; and
maintaining the silicon wafer at the process pressure and at the process temperature while flowing hydrogen gas across the surface.
56. A computer-readable medium having stored thereon instructions to direct operation of a cleaning apparatus, the instructions comprising:
first transferring a silicon wafer into a chamber;
evacuating the chamber to a first process pressure of less than about 1 Torr;
while maintaining the first process pressure, flowing hydrogen gas across a surface of the silicon wafer at a first flow rate;
heating the silicon wafer to a first process temperature of not higher than about 800° C.;
maintaining the silicon wafer at the first process pressure and at the first process temperature while flowing hydrogen gas at the first flow rate across the surface; then
increasing the first process pressure to a second process pressure of greater than about 1 Torr;
increasing the flow of hydrogen gas across the surface of the silicon wafer from the first flow rate to a second flow rate while maintaining the second process pressure;
increasing the first process temperature to a second process temperature, the second process temperature still being not higher than about 800° C.; and
maintaining the silicon wafer at the second process pressure and the second process temperature while flowing hydrogen gas at the second flow rate across the surface.
57. A computer-readable medium having stored thereon instructions to direct operation of a cleaning apparatus, the instructions comprising:
first transferring the silicon wafer into the chamber at a transfer temperature of less than about 600° C.;
evacuating the chamber to a first process pressure of less than about 1 Torr;
flowing hydrogen gas across the surface of the silicon wafer at a first flow rate of up to about 3 SLM while maintaining the first process pressure;
heating the silicon wafer to a first process temperature of not higher than about 770° C.;
maintaining the silicon wafer at the first process pressure and at the first process temperature while flowing hydrogen gas across the surface at the flow rate for less than about 3 minutes; then
increasing the first process pressure to a second process pressure of between about 10 Torr and about 100 Torr;
increasing the flow of hydrogen gas across the surface of the silicon wafer from the first flow rate to a second flow rate of between about 10 SLM and about 50 SLM;
increasing the first process temperature to a second process temperature, the second process temperature being not higher than about 800° C.; and
maintaining the silicon wafer at the second process pressure and the second process temperature while flowing hydrogen gas at the second flow rate across the surface for not more than about 3 minutes.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/188,545 US20020166256A1 (en) | 2000-01-28 | 2002-07-03 | Process and apparatus for cleaning a silicon surface |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/493,694 US6494959B1 (en) | 2000-01-28 | 2000-01-28 | Process and apparatus for cleaning a silicon surface |
US10/188,545 US20020166256A1 (en) | 2000-01-28 | 2002-07-03 | Process and apparatus for cleaning a silicon surface |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/493,694 Division US6494959B1 (en) | 2000-01-28 | 2000-01-28 | Process and apparatus for cleaning a silicon surface |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020166256A1 true US20020166256A1 (en) | 2002-11-14 |
Family
ID=23961315
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/493,694 Expired - Fee Related US6494959B1 (en) | 2000-01-28 | 2000-01-28 | Process and apparatus for cleaning a silicon surface |
US10/188,545 Abandoned US20020166256A1 (en) | 2000-01-28 | 2002-07-03 | Process and apparatus for cleaning a silicon surface |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/493,694 Expired - Fee Related US6494959B1 (en) | 2000-01-28 | 2000-01-28 | Process and apparatus for cleaning a silicon surface |
Country Status (5)
Country | Link |
---|---|
US (2) | US6494959B1 (en) |
EP (1) | EP1132953A1 (en) |
JP (1) | JP2001298010A (en) |
KR (1) | KR100784575B1 (en) |
TW (1) | TW490758B (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040064212A1 (en) * | 2002-09-30 | 2004-04-01 | Shuichi Samata | Manufacturing apparatus and method for predicting life of rotary machine used in the same |
US6715498B1 (en) * | 2002-09-06 | 2004-04-06 | Novellus Systems, Inc. | Method and apparatus for radiation enhanced supercritical fluid processing |
US20050107984A1 (en) * | 2002-09-30 | 2005-05-19 | Kabushiki Kaisha Toshiba | Manufacturing apparatus and method for predicting life of rotary machine used in the same |
US20070032073A1 (en) * | 2003-09-19 | 2007-02-08 | Yasuo Kobayashi | Method of substrate processing and apparatus for substrate processing |
US20070178675A1 (en) * | 2003-04-14 | 2007-08-02 | Alain Straboni | Sintered semiconductor material |
US20090028740A1 (en) * | 2003-04-14 | 2009-01-29 | S'tile | Method for the production of semiconductor granules |
US20090039319A1 (en) * | 2003-04-14 | 2009-02-12 | S'tile | Sintered semiconductor material |
US20090294101A1 (en) * | 2008-06-03 | 2009-12-03 | Applied Materials, Inc. | Fast substrate support temperature control |
US20100258172A1 (en) * | 2003-04-14 | 2010-10-14 | S'tile | Semiconductor structure |
US7900373B2 (en) * | 2002-04-15 | 2011-03-08 | Ers Electronic Gmbh | Method for conditioning semiconductor wafers and/or hybrids |
US20110186111A1 (en) * | 2003-04-14 | 2011-08-04 | S'tile | Photovoltaic module including integrated photovoltaic cells |
US9741881B2 (en) | 2003-04-14 | 2017-08-22 | S'tile | Photovoltaic module including integrated photovoltaic cells |
US11948813B2 (en) * | 2019-07-18 | 2024-04-02 | Asm Ip Holding B.V. | Showerhead device for semiconductor processing system |
Families Citing this family (171)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7105449B1 (en) * | 1999-10-29 | 2006-09-12 | Matsushita Electric Industrial Co., Ltd. | Method for cleaning substrate and method for producing semiconductor device |
KR20020083767A (en) * | 2001-04-30 | 2002-11-04 | 주식회사 하이닉스반도체 | Method for cleaning substrate in selective epitaxial growth process |
US20090004850A1 (en) | 2001-07-25 | 2009-01-01 | Seshadri Ganguli | Process for forming cobalt and cobalt silicide materials in tungsten contact applications |
TWI294155B (en) * | 2002-06-21 | 2008-03-01 | Applied Materials Inc | Transfer chamber for vacuum processing system |
KR100826782B1 (en) * | 2002-10-28 | 2008-04-30 | 동부일렉트로닉스 주식회사 | Fabrication method of silicon wafer |
US7427426B2 (en) * | 2002-11-06 | 2008-09-23 | Tokyo Electron Limited | CVD method for forming metal film by using metal carbonyl gas |
CN1695228A (en) * | 2002-11-22 | 2005-11-09 | 应用材料有限公司 | Backside heating chamber for emissivity independent thermal processes |
US7780793B2 (en) | 2004-02-26 | 2010-08-24 | Applied Materials, Inc. | Passivation layer formation by plasma clean process to reduce native oxide growth |
US20050230350A1 (en) | 2004-02-26 | 2005-10-20 | Applied Materials, Inc. | In-situ dry clean chamber for front end of line fabrication |
US7784164B2 (en) | 2004-06-02 | 2010-08-31 | Applied Materials, Inc. | Electronic device manufacturing chamber method |
DE102004063058A1 (en) * | 2004-12-22 | 2006-07-13 | Leybold Vacuum Gmbh | Method for cleaning a vacuum screw pump |
KR100678468B1 (en) * | 2005-01-14 | 2007-02-02 | 삼성전자주식회사 | Method for in-situ cleaning semiconductor substrate and method of fabricating semiconductor device employing the same |
US7494545B2 (en) * | 2006-02-03 | 2009-02-24 | Applied Materials, Inc. | Epitaxial deposition process and apparatus |
US7651948B2 (en) * | 2006-06-30 | 2010-01-26 | Applied Materials, Inc. | Pre-cleaning of substrates in epitaxy chambers |
KR100827476B1 (en) * | 2006-08-29 | 2008-05-06 | 동부일렉트로닉스 주식회사 | Degas chamber for manufacturing a semiconductor wafer and degas process using thereof |
US8008166B2 (en) * | 2007-07-26 | 2011-08-30 | Applied Materials, Inc. | Method and apparatus for cleaning a substrate surface |
US7867900B2 (en) | 2007-09-28 | 2011-01-11 | Applied Materials, Inc. | Aluminum contact integration on cobalt silicide junction |
JP2010089014A (en) * | 2008-10-08 | 2010-04-22 | Jpe:Kk | Plasma cleaning apparatus |
US9324576B2 (en) | 2010-05-27 | 2016-04-26 | Applied Materials, Inc. | Selective etch for silicon films |
US10283321B2 (en) | 2011-01-18 | 2019-05-07 | Applied Materials, Inc. | Semiconductor processing system and methods using capacitively coupled plasma |
US8771539B2 (en) | 2011-02-22 | 2014-07-08 | Applied Materials, Inc. | Remotely-excited fluorine and water vapor etch |
US9064815B2 (en) | 2011-03-14 | 2015-06-23 | Applied Materials, Inc. | Methods for etch of metal and metal-oxide films |
US8999856B2 (en) | 2011-03-14 | 2015-04-07 | Applied Materials, Inc. | Methods for etch of sin films |
US8771536B2 (en) | 2011-08-01 | 2014-07-08 | Applied Materials, Inc. | Dry-etch for silicon-and-carbon-containing films |
US8679982B2 (en) | 2011-08-26 | 2014-03-25 | Applied Materials, Inc. | Selective suppression of dry-etch rate of materials containing both silicon and oxygen |
US8679983B2 (en) | 2011-09-01 | 2014-03-25 | Applied Materials, Inc. | Selective suppression of dry-etch rate of materials containing both silicon and nitrogen |
US8927390B2 (en) | 2011-09-26 | 2015-01-06 | Applied Materials, Inc. | Intrench profile |
US8808563B2 (en) | 2011-10-07 | 2014-08-19 | Applied Materials, Inc. | Selective etch of silicon by way of metastable hydrogen termination |
WO2013070436A1 (en) | 2011-11-08 | 2013-05-16 | Applied Materials, Inc. | Methods of reducing substrate dislocation during gapfill processing |
US9267739B2 (en) | 2012-07-18 | 2016-02-23 | Applied Materials, Inc. | Pedestal with multi-zone temperature control and multiple purge capabilities |
US9373517B2 (en) | 2012-08-02 | 2016-06-21 | Applied Materials, Inc. | Semiconductor processing with DC assisted RF power for improved control |
US9034770B2 (en) | 2012-09-17 | 2015-05-19 | Applied Materials, Inc. | Differential silicon oxide etch |
US9023734B2 (en) | 2012-09-18 | 2015-05-05 | Applied Materials, Inc. | Radical-component oxide etch |
US9390937B2 (en) | 2012-09-20 | 2016-07-12 | Applied Materials, Inc. | Silicon-carbon-nitride selective etch |
US9132436B2 (en) | 2012-09-21 | 2015-09-15 | Applied Materials, Inc. | Chemical control features in wafer process equipment |
US8765574B2 (en) | 2012-11-09 | 2014-07-01 | Applied Materials, Inc. | Dry etch process |
US8969212B2 (en) | 2012-11-20 | 2015-03-03 | Applied Materials, Inc. | Dry-etch selectivity |
US8980763B2 (en) | 2012-11-30 | 2015-03-17 | Applied Materials, Inc. | Dry-etch for selective tungsten removal |
US9064816B2 (en) | 2012-11-30 | 2015-06-23 | Applied Materials, Inc. | Dry-etch for selective oxidation removal |
US9111877B2 (en) | 2012-12-18 | 2015-08-18 | Applied Materials, Inc. | Non-local plasma oxide etch |
US8921234B2 (en) | 2012-12-21 | 2014-12-30 | Applied Materials, Inc. | Selective titanium nitride etching |
US10256079B2 (en) | 2013-02-08 | 2019-04-09 | Applied Materials, Inc. | Semiconductor processing systems having multiple plasma configurations |
US9362130B2 (en) | 2013-03-01 | 2016-06-07 | Applied Materials, Inc. | Enhanced etching processes using remote plasma sources |
US9040422B2 (en) | 2013-03-05 | 2015-05-26 | Applied Materials, Inc. | Selective titanium nitride removal |
US8801952B1 (en) | 2013-03-07 | 2014-08-12 | Applied Materials, Inc. | Conformal oxide dry etch |
US10170282B2 (en) | 2013-03-08 | 2019-01-01 | Applied Materials, Inc. | Insulated semiconductor faceplate designs |
US20140271097A1 (en) | 2013-03-15 | 2014-09-18 | Applied Materials, Inc. | Processing systems and methods for halide scavenging |
US8895449B1 (en) | 2013-05-16 | 2014-11-25 | Applied Materials, Inc. | Delicate dry clean |
US9114438B2 (en) | 2013-05-21 | 2015-08-25 | Applied Materials, Inc. | Copper residue chamber clean |
US9493879B2 (en) | 2013-07-12 | 2016-11-15 | Applied Materials, Inc. | Selective sputtering for pattern transfer |
US9773648B2 (en) | 2013-08-30 | 2017-09-26 | Applied Materials, Inc. | Dual discharge modes operation for remote plasma |
JP6040898B2 (en) * | 2013-09-09 | 2016-12-07 | 豊田合成株式会社 | III-nitride semiconductor light emitting device manufacturing method and manufacturing apparatus, and substrate cleaning method |
US8956980B1 (en) | 2013-09-16 | 2015-02-17 | Applied Materials, Inc. | Selective etch of silicon nitride |
US8951429B1 (en) | 2013-10-29 | 2015-02-10 | Applied Materials, Inc. | Tungsten oxide processing |
US9236265B2 (en) | 2013-11-04 | 2016-01-12 | Applied Materials, Inc. | Silicon germanium processing |
US9576809B2 (en) | 2013-11-04 | 2017-02-21 | Applied Materials, Inc. | Etch suppression with germanium |
US9520303B2 (en) | 2013-11-12 | 2016-12-13 | Applied Materials, Inc. | Aluminum selective etch |
US9245762B2 (en) | 2013-12-02 | 2016-01-26 | Applied Materials, Inc. | Procedure for etch rate consistency |
US9117855B2 (en) | 2013-12-04 | 2015-08-25 | Applied Materials, Inc. | Polarity control for remote plasma |
US9287095B2 (en) | 2013-12-17 | 2016-03-15 | Applied Materials, Inc. | Semiconductor system assemblies and methods of operation |
US9263278B2 (en) | 2013-12-17 | 2016-02-16 | Applied Materials, Inc. | Dopant etch selectivity control |
US9190293B2 (en) | 2013-12-18 | 2015-11-17 | Applied Materials, Inc. | Even tungsten etch for high aspect ratio trenches |
US9287134B2 (en) | 2014-01-17 | 2016-03-15 | Applied Materials, Inc. | Titanium oxide etch |
US9396989B2 (en) | 2014-01-27 | 2016-07-19 | Applied Materials, Inc. | Air gaps between copper lines |
US9293568B2 (en) | 2014-01-27 | 2016-03-22 | Applied Materials, Inc. | Method of fin patterning |
US9385028B2 (en) | 2014-02-03 | 2016-07-05 | Applied Materials, Inc. | Air gap process |
US9499898B2 (en) | 2014-03-03 | 2016-11-22 | Applied Materials, Inc. | Layered thin film heater and method of fabrication |
US9299575B2 (en) | 2014-03-17 | 2016-03-29 | Applied Materials, Inc. | Gas-phase tungsten etch |
US9299538B2 (en) | 2014-03-20 | 2016-03-29 | Applied Materials, Inc. | Radial waveguide systems and methods for post-match control of microwaves |
US9299537B2 (en) | 2014-03-20 | 2016-03-29 | Applied Materials, Inc. | Radial waveguide systems and methods for post-match control of microwaves |
US9136273B1 (en) | 2014-03-21 | 2015-09-15 | Applied Materials, Inc. | Flash gate air gap |
US9903020B2 (en) | 2014-03-31 | 2018-02-27 | Applied Materials, Inc. | Generation of compact alumina passivation layers on aluminum plasma equipment components |
US9269590B2 (en) | 2014-04-07 | 2016-02-23 | Applied Materials, Inc. | Spacer formation |
US9309598B2 (en) | 2014-05-28 | 2016-04-12 | Applied Materials, Inc. | Oxide and metal removal |
US9847289B2 (en) | 2014-05-30 | 2017-12-19 | Applied Materials, Inc. | Protective via cap for improved interconnect performance |
US9378969B2 (en) | 2014-06-19 | 2016-06-28 | Applied Materials, Inc. | Low temperature gas-phase carbon removal |
US9406523B2 (en) | 2014-06-19 | 2016-08-02 | Applied Materials, Inc. | Highly selective doped oxide removal method |
US9425058B2 (en) | 2014-07-24 | 2016-08-23 | Applied Materials, Inc. | Simplified litho-etch-litho-etch process |
US9653282B2 (en) | 2014-07-29 | 2017-05-16 | Applied Materials, Inc. | Silicon-containing substrate cleaning procedure |
US9496167B2 (en) | 2014-07-31 | 2016-11-15 | Applied Materials, Inc. | Integrated bit-line airgap formation and gate stack post clean |
US9378978B2 (en) | 2014-07-31 | 2016-06-28 | Applied Materials, Inc. | Integrated oxide recess and floating gate fin trimming |
US9159606B1 (en) | 2014-07-31 | 2015-10-13 | Applied Materials, Inc. | Metal air gap |
US9165786B1 (en) | 2014-08-05 | 2015-10-20 | Applied Materials, Inc. | Integrated oxide and nitride recess for better channel contact in 3D architectures |
US9659753B2 (en) | 2014-08-07 | 2017-05-23 | Applied Materials, Inc. | Grooved insulator to reduce leakage current |
US9553102B2 (en) | 2014-08-19 | 2017-01-24 | Applied Materials, Inc. | Tungsten separation |
US9355856B2 (en) | 2014-09-12 | 2016-05-31 | Applied Materials, Inc. | V trench dry etch |
US9368364B2 (en) | 2014-09-24 | 2016-06-14 | Applied Materials, Inc. | Silicon etch process with tunable selectivity to SiO2 and other materials |
US9355862B2 (en) | 2014-09-24 | 2016-05-31 | Applied Materials, Inc. | Fluorine-based hardmask removal |
US9613822B2 (en) | 2014-09-25 | 2017-04-04 | Applied Materials, Inc. | Oxide etch selectivity enhancement |
US9966240B2 (en) | 2014-10-14 | 2018-05-08 | Applied Materials, Inc. | Systems and methods for internal surface conditioning assessment in plasma processing equipment |
US9355922B2 (en) | 2014-10-14 | 2016-05-31 | Applied Materials, Inc. | Systems and methods for internal surface conditioning in plasma processing equipment |
US11637002B2 (en) | 2014-11-26 | 2023-04-25 | Applied Materials, Inc. | Methods and systems to enhance process uniformity |
US9299583B1 (en) | 2014-12-05 | 2016-03-29 | Applied Materials, Inc. | Aluminum oxide selective etch |
US10573496B2 (en) | 2014-12-09 | 2020-02-25 | Applied Materials, Inc. | Direct outlet toroidal plasma source |
US10224210B2 (en) | 2014-12-09 | 2019-03-05 | Applied Materials, Inc. | Plasma processing system with direct outlet toroidal plasma source |
US9502258B2 (en) | 2014-12-23 | 2016-11-22 | Applied Materials, Inc. | Anisotropic gap etch |
US9343272B1 (en) | 2015-01-08 | 2016-05-17 | Applied Materials, Inc. | Self-aligned process |
US11257693B2 (en) | 2015-01-09 | 2022-02-22 | Applied Materials, Inc. | Methods and systems to improve pedestal temperature control |
US9373522B1 (en) | 2015-01-22 | 2016-06-21 | Applied Mateials, Inc. | Titanium nitride removal |
US9449846B2 (en) | 2015-01-28 | 2016-09-20 | Applied Materials, Inc. | Vertical gate separation |
US20160225652A1 (en) | 2015-02-03 | 2016-08-04 | Applied Materials, Inc. | Low temperature chuck for plasma processing systems |
US9728437B2 (en) | 2015-02-03 | 2017-08-08 | Applied Materials, Inc. | High temperature chuck for plasma processing systems |
US9881805B2 (en) | 2015-03-02 | 2018-01-30 | Applied Materials, Inc. | Silicon selective removal |
US9741593B2 (en) | 2015-08-06 | 2017-08-22 | Applied Materials, Inc. | Thermal management systems and methods for wafer processing systems |
US9691645B2 (en) | 2015-08-06 | 2017-06-27 | Applied Materials, Inc. | Bolted wafer chuck thermal management systems and methods for wafer processing systems |
US9349605B1 (en) | 2015-08-07 | 2016-05-24 | Applied Materials, Inc. | Oxide etch selectivity systems and methods |
US10504700B2 (en) | 2015-08-27 | 2019-12-10 | Applied Materials, Inc. | Plasma etching systems and methods with secondary plasma injection |
US10504754B2 (en) | 2016-05-19 | 2019-12-10 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US10522371B2 (en) | 2016-05-19 | 2019-12-31 | Applied Materials, Inc. | Systems and methods for improved semiconductor etching and component protection |
US9865484B1 (en) | 2016-06-29 | 2018-01-09 | Applied Materials, Inc. | Selective etch using material modification and RF pulsing |
US10062575B2 (en) | 2016-09-09 | 2018-08-28 | Applied Materials, Inc. | Poly directional etch by oxidation |
US10629473B2 (en) | 2016-09-09 | 2020-04-21 | Applied Materials, Inc. | Footing removal for nitride spacer |
US10062585B2 (en) | 2016-10-04 | 2018-08-28 | Applied Materials, Inc. | Oxygen compatible plasma source |
US10546729B2 (en) | 2016-10-04 | 2020-01-28 | Applied Materials, Inc. | Dual-channel showerhead with improved profile |
US9934942B1 (en) | 2016-10-04 | 2018-04-03 | Applied Materials, Inc. | Chamber with flow-through source |
US9721789B1 (en) | 2016-10-04 | 2017-08-01 | Applied Materials, Inc. | Saving ion-damaged spacers |
US10062579B2 (en) | 2016-10-07 | 2018-08-28 | Applied Materials, Inc. | Selective SiN lateral recess |
US9947549B1 (en) | 2016-10-10 | 2018-04-17 | Applied Materials, Inc. | Cobalt-containing material removal |
US9768034B1 (en) | 2016-11-11 | 2017-09-19 | Applied Materials, Inc. | Removal methods for high aspect ratio structures |
US10163696B2 (en) | 2016-11-11 | 2018-12-25 | Applied Materials, Inc. | Selective cobalt removal for bottom up gapfill |
US10242908B2 (en) | 2016-11-14 | 2019-03-26 | Applied Materials, Inc. | Airgap formation with damage-free copper |
US10026621B2 (en) | 2016-11-14 | 2018-07-17 | Applied Materials, Inc. | SiN spacer profile patterning |
US10566206B2 (en) | 2016-12-27 | 2020-02-18 | Applied Materials, Inc. | Systems and methods for anisotropic material breakthrough |
US10403507B2 (en) | 2017-02-03 | 2019-09-03 | Applied Materials, Inc. | Shaped etch profile with oxidation |
US10431429B2 (en) | 2017-02-03 | 2019-10-01 | Applied Materials, Inc. | Systems and methods for radial and azimuthal control of plasma uniformity |
US10043684B1 (en) | 2017-02-06 | 2018-08-07 | Applied Materials, Inc. | Self-limiting atomic thermal etching systems and methods |
US10319739B2 (en) | 2017-02-08 | 2019-06-11 | Applied Materials, Inc. | Accommodating imperfectly aligned memory holes |
US10943834B2 (en) | 2017-03-13 | 2021-03-09 | Applied Materials, Inc. | Replacement contact process |
US10319649B2 (en) | 2017-04-11 | 2019-06-11 | Applied Materials, Inc. | Optical emission spectroscopy (OES) for remote plasma monitoring |
US11276559B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Semiconductor processing chamber for multiple precursor flow |
US11276590B2 (en) | 2017-05-17 | 2022-03-15 | Applied Materials, Inc. | Multi-zone semiconductor substrate supports |
US10049891B1 (en) | 2017-05-31 | 2018-08-14 | Applied Materials, Inc. | Selective in situ cobalt residue removal |
US10497579B2 (en) | 2017-05-31 | 2019-12-03 | Applied Materials, Inc. | Water-free etching methods |
US10920320B2 (en) | 2017-06-16 | 2021-02-16 | Applied Materials, Inc. | Plasma health determination in semiconductor substrate processing reactors |
US10541246B2 (en) | 2017-06-26 | 2020-01-21 | Applied Materials, Inc. | 3D flash memory cells which discourage cross-cell electrical tunneling |
US10727080B2 (en) | 2017-07-07 | 2020-07-28 | Applied Materials, Inc. | Tantalum-containing material removal |
US10541184B2 (en) | 2017-07-11 | 2020-01-21 | Applied Materials, Inc. | Optical emission spectroscopic techniques for monitoring etching |
US10354889B2 (en) | 2017-07-17 | 2019-07-16 | Applied Materials, Inc. | Non-halogen etching of silicon-containing materials |
US10170336B1 (en) | 2017-08-04 | 2019-01-01 | Applied Materials, Inc. | Methods for anisotropic control of selective silicon removal |
US10043674B1 (en) | 2017-08-04 | 2018-08-07 | Applied Materials, Inc. | Germanium etching systems and methods |
US10297458B2 (en) | 2017-08-07 | 2019-05-21 | Applied Materials, Inc. | Process window widening using coated parts in plasma etch processes |
US10128086B1 (en) | 2017-10-24 | 2018-11-13 | Applied Materials, Inc. | Silicon pretreatment for nitride removal |
US10283324B1 (en) | 2017-10-24 | 2019-05-07 | Applied Materials, Inc. | Oxygen treatment for nitride etching |
US10256112B1 (en) | 2017-12-08 | 2019-04-09 | Applied Materials, Inc. | Selective tungsten removal |
US10903054B2 (en) | 2017-12-19 | 2021-01-26 | Applied Materials, Inc. | Multi-zone gas distribution systems and methods |
US11328909B2 (en) | 2017-12-22 | 2022-05-10 | Applied Materials, Inc. | Chamber conditioning and removal processes |
US10854426B2 (en) | 2018-01-08 | 2020-12-01 | Applied Materials, Inc. | Metal recess for semiconductor structures |
US10679870B2 (en) | 2018-02-15 | 2020-06-09 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus |
US10964512B2 (en) | 2018-02-15 | 2021-03-30 | Applied Materials, Inc. | Semiconductor processing chamber multistage mixing apparatus and methods |
TWI716818B (en) | 2018-02-28 | 2021-01-21 | 美商應用材料股份有限公司 | Systems and methods to form airgaps |
US10593560B2 (en) | 2018-03-01 | 2020-03-17 | Applied Materials, Inc. | Magnetic induction plasma source for semiconductor processes and equipment |
US10319600B1 (en) | 2018-03-12 | 2019-06-11 | Applied Materials, Inc. | Thermal silicon etch |
US10497573B2 (en) | 2018-03-13 | 2019-12-03 | Applied Materials, Inc. | Selective atomic layer etching of semiconductor materials |
US11131503B2 (en) | 2018-03-26 | 2021-09-28 | Goodrich Corporation | Carbon fiber, carbon composite and furnace purification by hydrogen reduction followed by thermal heat treatment |
US10573527B2 (en) | 2018-04-06 | 2020-02-25 | Applied Materials, Inc. | Gas-phase selective etching systems and methods |
US10490406B2 (en) | 2018-04-10 | 2019-11-26 | Appled Materials, Inc. | Systems and methods for material breakthrough |
US10699879B2 (en) | 2018-04-17 | 2020-06-30 | Applied Materials, Inc. | Two piece electrode assembly with gap for plasma control |
US10886137B2 (en) | 2018-04-30 | 2021-01-05 | Applied Materials, Inc. | Selective nitride removal |
US10872778B2 (en) | 2018-07-06 | 2020-12-22 | Applied Materials, Inc. | Systems and methods utilizing solid-phase etchants |
US10755941B2 (en) | 2018-07-06 | 2020-08-25 | Applied Materials, Inc. | Self-limiting selective etching systems and methods |
US10672642B2 (en) | 2018-07-24 | 2020-06-02 | Applied Materials, Inc. | Systems and methods for pedestal configuration |
US10892198B2 (en) | 2018-09-14 | 2021-01-12 | Applied Materials, Inc. | Systems and methods for improved performance in semiconductor processing |
US11049755B2 (en) | 2018-09-14 | 2021-06-29 | Applied Materials, Inc. | Semiconductor substrate supports with embedded RF shield |
US11062887B2 (en) | 2018-09-17 | 2021-07-13 | Applied Materials, Inc. | High temperature RF heater pedestals |
US11417534B2 (en) | 2018-09-21 | 2022-08-16 | Applied Materials, Inc. | Selective material removal |
US11682560B2 (en) | 2018-10-11 | 2023-06-20 | Applied Materials, Inc. | Systems and methods for hafnium-containing film removal |
US11121002B2 (en) | 2018-10-24 | 2021-09-14 | Applied Materials, Inc. | Systems and methods for etching metals and metal derivatives |
US11437242B2 (en) | 2018-11-27 | 2022-09-06 | Applied Materials, Inc. | Selective removal of silicon-containing materials |
US11721527B2 (en) | 2019-01-07 | 2023-08-08 | Applied Materials, Inc. | Processing chamber mixing systems |
US10920319B2 (en) | 2019-01-11 | 2021-02-16 | Applied Materials, Inc. | Ceramic showerheads with conductive electrodes |
RU198545U1 (en) * | 2020-02-26 | 2020-07-15 | Общество с ограниченной ответственностью "Сенсор Микрон" | Device for connecting semiconductor wafers |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3652324A (en) | 1968-08-15 | 1972-03-28 | Westinghouse Electric Corp | A METHOD OF VAPOR DEPOSITING A LAYER OF Si{11 N{11 {0 ON A SILICON BASE |
US4590091A (en) | 1984-12-17 | 1986-05-20 | Hughes Aircraft Company | Photochemical process for substrate surface preparation |
US4855258A (en) | 1987-10-22 | 1989-08-08 | Ncr Corporation | Native oxide reduction for sealing nitride deposition |
JP2534525B2 (en) | 1987-12-19 | 1996-09-18 | 富士通株式会社 | Method for manufacturing β-silicon carbide layer |
JPH01319944A (en) | 1988-06-21 | 1989-12-26 | Mitsubishi Electric Corp | Method and apparatus for forming thin film on surface of semiconductor substrate |
US4956538A (en) | 1988-09-09 | 1990-09-11 | Texas Instruments, Incorporated | Method and apparatus for real-time wafer temperature measurement using infrared pyrometry in advanced lamp-heated rapid thermal processors |
US5104694A (en) | 1989-04-21 | 1992-04-14 | Nippon Telephone & Telegraph Corporation | Selective chemical vapor deposition of a metallic film on the silicon surface |
JPH0322527A (en) | 1989-06-20 | 1991-01-30 | Fujitsu Ltd | Manufacture of semiconductor device |
US5022961B1 (en) | 1989-07-26 | 1997-05-27 | Dainippon Screen Mfg | Method for removing a film on a silicon layer surface |
JPH03160720A (en) | 1989-11-20 | 1991-07-10 | Oki Electric Ind Co Ltd | Formation of insulating film |
US5089441A (en) | 1990-04-16 | 1992-02-18 | Texas Instruments Incorporated | Low-temperature in-situ dry cleaning process for semiconductor wafers |
JP2697250B2 (en) | 1990-05-28 | 1998-01-14 | 富士電機株式会社 | Thermal CVD equipment |
US5294568A (en) | 1990-10-12 | 1994-03-15 | Genus, Inc. | Method of selective etching native oxide |
US5032545A (en) | 1990-10-30 | 1991-07-16 | Micron Technology, Inc. | Process for preventing a native oxide from forming on the surface of a semiconductor material and integrated circuit capacitors produced thereby |
US5326406A (en) * | 1991-07-31 | 1994-07-05 | Kawasaki Steel Corporation | Method of cleaning semiconductor substrate and apparatus for carrying out the same |
US5352636A (en) | 1992-01-16 | 1994-10-04 | Applied Materials, Inc. | In situ method for cleaning silicon surface and forming layer thereon in same chamber |
US5303558A (en) | 1992-07-30 | 1994-04-19 | Vlsi Technology, Inc. | Thermal trap for gaseous materials |
US5296258A (en) | 1992-09-30 | 1994-03-22 | Northern Telecom Limited | Method of forming silicon carbide |
US5332444A (en) * | 1992-11-25 | 1994-07-26 | Air Products And Chemicals, Inc. | Gas phase cleaning agents for removing metal containing contaminants from integrated circuit assemblies and a process for using the same |
US5360769A (en) | 1992-12-17 | 1994-11-01 | Micron Semiconductor, Inc. | Method for fabricating hybrid oxides for thinner gate devices |
US5264396A (en) | 1993-01-14 | 1993-11-23 | Micron Semiconductor, Inc. | Method for enhancing nitridation and oxidation growth by introducing pulsed NF3 |
US5322809A (en) | 1993-05-11 | 1994-06-21 | Texas Instruments Incorporated | Self-aligned silicide process |
EP0637063B1 (en) | 1993-07-30 | 1999-11-03 | Applied Materials, Inc. | Method for depositing silicon nitride on silicium surfaces |
US5650082A (en) | 1993-10-29 | 1997-07-22 | Applied Materials, Inc. | Profiled substrate heating |
US5403434A (en) * | 1994-01-06 | 1995-04-04 | Texas Instruments Incorporated | Low-temperature in-situ dry cleaning process for semiconductor wafer |
US5445994A (en) | 1994-04-11 | 1995-08-29 | Micron Technology, Inc. | Method for forming custom planar metal bonding pad connectors for semiconductor dice |
US6153260A (en) * | 1997-04-11 | 2000-11-28 | Applied Materials, Inc. | Method for heating exhaust gas in a substrate reactor |
-
2000
- 2000-01-28 US US09/493,694 patent/US6494959B1/en not_active Expired - Fee Related
- 2000-12-20 TW TW089127436A patent/TW490758B/en not_active IP Right Cessation
-
2001
- 2001-01-22 EP EP01300546A patent/EP1132953A1/en not_active Withdrawn
- 2001-01-27 KR KR1020010003907A patent/KR100784575B1/en not_active IP Right Cessation
- 2001-01-29 JP JP2001020298A patent/JP2001298010A/en not_active Withdrawn
-
2002
- 2002-07-03 US US10/188,545 patent/US20020166256A1/en not_active Abandoned
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7900373B2 (en) * | 2002-04-15 | 2011-03-08 | Ers Electronic Gmbh | Method for conditioning semiconductor wafers and/or hybrids |
US6715498B1 (en) * | 2002-09-06 | 2004-04-06 | Novellus Systems, Inc. | Method and apparatus for radiation enhanced supercritical fluid processing |
US20040064212A1 (en) * | 2002-09-30 | 2004-04-01 | Shuichi Samata | Manufacturing apparatus and method for predicting life of rotary machine used in the same |
US20050107984A1 (en) * | 2002-09-30 | 2005-05-19 | Kabushiki Kaisha Toshiba | Manufacturing apparatus and method for predicting life of rotary machine used in the same |
US20100258172A1 (en) * | 2003-04-14 | 2010-10-14 | S'tile | Semiconductor structure |
US8105923B2 (en) | 2003-04-14 | 2012-01-31 | Centre National De La Recherche Scientifique | Sintered semiconductor material |
US20090039319A1 (en) * | 2003-04-14 | 2009-02-12 | S'tile | Sintered semiconductor material |
US9741881B2 (en) | 2003-04-14 | 2017-08-22 | S'tile | Photovoltaic module including integrated photovoltaic cells |
US20070178675A1 (en) * | 2003-04-14 | 2007-08-02 | Alain Straboni | Sintered semiconductor material |
US9493358B2 (en) | 2003-04-14 | 2016-11-15 | Stile | Photovoltaic module including integrated photovoltaic cells |
US20110186111A1 (en) * | 2003-04-14 | 2011-08-04 | S'tile | Photovoltaic module including integrated photovoltaic cells |
US20090028740A1 (en) * | 2003-04-14 | 2009-01-29 | S'tile | Method for the production of semiconductor granules |
US8192648B2 (en) * | 2003-04-14 | 2012-06-05 | S'tile | Method for forming a sintered semiconductor material |
US8405183B2 (en) | 2003-04-14 | 2013-03-26 | S'Tile Pole des Eco-Industries | Semiconductor structure |
US20070032073A1 (en) * | 2003-09-19 | 2007-02-08 | Yasuo Kobayashi | Method of substrate processing and apparatus for substrate processing |
US8596336B2 (en) * | 2008-06-03 | 2013-12-03 | Applied Materials, Inc. | Substrate support temperature control |
US20090294101A1 (en) * | 2008-06-03 | 2009-12-03 | Applied Materials, Inc. | Fast substrate support temperature control |
US11948813B2 (en) * | 2019-07-18 | 2024-04-02 | Asm Ip Holding B.V. | Showerhead device for semiconductor processing system |
Also Published As
Publication number | Publication date |
---|---|
KR20010078114A (en) | 2001-08-20 |
TW490758B (en) | 2002-06-11 |
KR100784575B1 (en) | 2007-12-10 |
JP2001298010A (en) | 2001-10-26 |
EP1132953A1 (en) | 2001-09-12 |
US6494959B1 (en) | 2002-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6494959B1 (en) | Process and apparatus for cleaning a silicon surface | |
US8317921B2 (en) | In situ growth of oxide and silicon layers | |
US7462239B2 (en) | Low temperature load and bake | |
US6899767B2 (en) | Method of cleaning processing chamber of semiconductor processing apparatus | |
US6376387B2 (en) | Method of sealing an epitaxial silicon layer on a substrate | |
JP3140068B2 (en) | Cleaning method | |
US7938080B2 (en) | Method for using film formation apparatus | |
US20030045131A1 (en) | Method and apparatus for processing a wafer | |
KR100918005B1 (en) | Semiconductor Device Manufacturing Method and Substrate Treatment Device | |
US6171104B1 (en) | Oxidation treatment method and apparatus | |
JPH07165410A (en) | In situ cleaning method for removing natural oxide from silicon surface | |
US7691445B2 (en) | Film formation apparatus and method of using the same | |
US7470637B2 (en) | Film formation apparatus and method of using the same | |
EP1044291B1 (en) | In situ growth of oxide and silicon layers | |
JPH088231B2 (en) | Selective removal method of insulating film | |
US6489220B2 (en) | Method and a system for sealing an epitaxial silicon layer on a substrate | |
KR101614422B1 (en) | Process and apparatus for treating wafers | |
JP2009177202A (en) | Manufacturing method of semiconductor device, and substrate processing apparatus | |
JP2504598B2 (en) | Single wafer surface treatment method for semiconductor substrates | |
KR20220113268A (en) | Film forming method | |
JPH06151396A (en) | Cleaning method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |