US20020101224A1 - Circuit and method for sensing an over-current condition of a dual mode voltage converter - Google Patents
Circuit and method for sensing an over-current condition of a dual mode voltage converter Download PDFInfo
- Publication number
- US20020101224A1 US20020101224A1 US09/728,860 US72886000A US2002101224A1 US 20020101224 A1 US20020101224 A1 US 20020101224A1 US 72886000 A US72886000 A US 72886000A US 2002101224 A1 US2002101224 A1 US 2002101224A1
- Authority
- US
- United States
- Prior art keywords
- signal
- coupled
- receive
- output
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0009—Devices or circuits for detecting current in a converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/36—Means for starting or stopping converters
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the present invention relates, in general, to current sensing devices, and more particularly, to current sensing devices used in continuous current mode, up/down DC-DC converters.
- DC to DC converters are essential to providing accurate power delivery to sensitive electronic devices.
- devices which are designed to operate from a battery.
- Virtually all mobile devices such as cellular telephones, pagers and laptop computers, for example, require a regulated power supply, which is usually generated from a battery source, such as a NiCad (nickel-cadmium) or Lithium Ion battery source, for example.
- a battery source such as a NiCad (nickel-cadmium) or Lithium Ion battery source, for example.
- NiCad nickel-cadmium
- Lithium Ion battery source for example.
- the amount of time that a battery is able to supply power to a particular device is directly proportional to the charge storage capacity of the battery and the amount of current required by the device.
- An imperative feature of any DC to DC converter operating from a battery therefore, is the capability to not only monitor the amount of current delivered to the device by the converter, but the ability of the converter to detect an over-current or short circuit condition.
- An over-current condition is an anomaly, usually caused by a short circuit condition at the output of the converter, requiring the converter to detect the anomaly and subsequently shut down the converter in order to preserve battery life.
- High current peaks can damage batteries such as a lithium ion battery, therefore, current peaks must be limited, not only during normal operation, but during start up as well.
- DC-DC converters operating from battery power supplies must also have the ability to either provide up conversion or down conversion, depending on the voltage of the battery.
- Up conversion for example, is needed for a weak battery which is supplying only 2.7 volts, for example, to a DC-DC converter, which is supplying power to a 5 volt load.
- Down conversion is needed for a fresh battery delivering 6 volts, for example, to the DC-DC converter supplying power to the 5 volt load.
- Prior art current detectors for up/down DC-DC converters generally are positioned within the converter circuit, such that only high side current detection is possible. High side current detection occurs only for the up conversion state of the DC-DC converter, whereas, current detection is not performed for the low side, or down conversion, mode. A need exists, therefore, to provide current detection and over-current protection in an up/down DC-DC converter, for both high and low side conversion. Over-current limitation must also be provided during the start up phase of the converter. Additionally, average current detection is preferred over peak current detection, to prevent converter shut down during momentary output current surges.
- FIG. 1 illustrates a schematic diagram of an up/down, DC-DC converter
- FIG. 2 illustrates the current sense circuit of FIG. 1
- FIG. 3 illustrates the over-current protection of the regulation control circuit of FIG. 1.
- FIG. 1 illustrates an up/down, DC-DC converter 10 utilizing Metal Oxide Semiconductor Field Effect Transistors (MOSFET) 24 and 22 , in conjunction with inductor 16 and associated regulation control circuits.
- MOSFET Metal Oxide Semiconductor Field Effect Transistors
- converter 10 regulates the output voltage V out to a substantially constant voltage level, while accepting the input voltage V batt from a battery.
- V out is either regulated to a potential lower than the battery voltage, down conversion, or is regulated to a potential higher than the battery voltage, up conversion.
- converter 10 accepts an input voltage from a battery at node V batt .
- the battery voltage is typically in the range of approximately 2.7 volts to 6 volts.
- the output voltage, V out is regulated to, for example, 5 volts.
- Converter 10 is in up-conversion mode for battery voltage, V batt , less than 5 volts.
- Converter 10 is in down-conversion mode for battery voltage, V batt , greater than 5 volts.
- Converter 10 automatically detects the potential relationship between V batt and V out , through the operation of comparator 34 .
- Comparator 34 receives the output voltage at the non-inverting input, from terminal V out .
- Comparator 34 receives the battery voltage at the inverting input from terminal V batt .
- Down conversion mode of converter 10 exists when the battery voltage, V batt , is at a higher potential than V out .
- Internal circuitry to switch control logic 20 determines the maximum of the two voltages, V batt or V out , and provides the maximum voltage as logic high levels for signals G 1 and G 2 .
- V out is at ground potential and V batt is at, for example, 6 volts.
- Comparator 34 sets the MODE signal to a logic low value, selecting switch control logic 20 to down-conversion mode.
- NMOS transistor 24 does not enter into a conductive state while converter 10 is in down conversion mode.
- PMOS transistor 22 is rendered conductive by switch control logic 20 , by selecting G 2 to be logic low.
- PMOS transistor 22 is said to be in a first mode of conduction when signal G 2 is at a logic low value.
- the first mode of conduction, or first phase of inductor current is also indicated by signal CS asserted to a logic high value, indicating an inductor current, I L , lower than a predetermined threshold current I max , for example, 100 milliamps (mA).
- I L an inductor current
- I max a predetermined threshold current
- the current in the inductor varies according to the applied voltage V L across the inductor.
- Capacitor 26 is relatively large, for example, 10uF, so the variation of V out during one cycle of inductor current is negligible.
- Current sense 14 senses the current flow through resistor 12 , which is equivalent to the current flow through inductor 16 , and at a predetermined amount of current flow, I max , detects a maximum current value.
- the maximum current value for example, is predetermined to be 100 mA.
- signal CS is set to a logic low value by current sense 14 , indicating that the predetermined maximum inductor current, I max , is obtained and a second phase of inductor current begins.
- Signal G 2 is set to a logic high value, approximately equal to V batt , since V batt is at a potential greater than V out .
- a logic high value for signal G 2 changes the conduction mode of PMOS transistor 22 to a second mode.
- PMOS transistor 22 is momentarily rendered non-conductive by the mode change.
- Inductor 16 contains stored magnetic energy, which inverts the voltage polarity across inductor 16 to create a voltage rise from node 28 to node 30 .
- the potential at node 30 the source terminal of PMOS transistor 22 , exceeds the threshold voltage of PMOS transistor 22 , since the gate terminal of PMOS transistor 22 is set to approximately V batt by signal G 2 and the source terminal exceeds V batt by at least the threshold voltage of PMOS device 22 .
- the polarity of the inductor voltage inverts, which changes the sign of the di/dt term for the equation of V L above, creating a decreasing inductor current.
- the second mode of operation renders PMOS transistor 22 conductive once again, but the inductor current is now decreasing from the predetermined maximum value of current flow, I max , toward a predetermined minimum value of current flow, I min .
- I min a predetermined minimum value of current flow
- current sense 14 asserts signal CS to a logic high value and switch control logic 20 , de-asserts signal G 2 (becoming again logic low), rendering PMOS transistor 22 conductive in the first conduction mode. It can be seen, therefore, that PMOS transistor 22 alternates between two modes of conduction states.
- the first mode of conduction of PMOS transistor 22 creates an increasing inductor current, I L , indicating a first phase of the inductor current waveform and the second mode of conduction of PMOS transistor 22 creates a decreasing inductor current, indicating a second phase of the inductor current waveform.
- the inductor current waveform increases from I min to I max during a first phase of the current waveform and decreases from I max to I min during a second phase of the current waveform.
- converter 10 is supplying drive current to the load connected to terminal V out (not shown)
- converter 10 is said to be in a constant current mode of operation.
- Signal RUN is asserted to a logic high value by regulation control 18 during the constant current mode of operation.
- V out is regulated to some potential below V batt -200 mV.
- Converter 10 for example, regulates from voltage V batt approximately equal to 6 volts to voltage V out approximately equal to 5 volts.
- V out Once the output voltage V out has reached the predetermined output voltage of 5 volts, for example, converter 10 changes to a skip mode of operation.
- Skip mode of operation is defined to be a mode of operation whereby no current is conducted by inductor 16 and the inductor current, I L , falls to 0 amps. The energy stored in capacitor 26 supplies power to the load (not shown) connected to node V out .
- the skip mode of operation is set by regulation control 18 , via signal RUN, when V out has obtained a predetermined voltage value.
- Signal RUN is set to a logic high value to enable constant current mode of operation for converter 10 and is set to a logic low value to enable skip mode operation.
- V batt is a voltage supply potential derived from a battery.
- the magnitude of V batt decreases as the amount of charge contained within the battery decreases.
- converter 10 automatically changes conversion mode from down-conversion to up-conversion.
- Comparator 34 asserts signal MODE to a logic high value and switch control logic 20 activates signals G 1 and G 2 accordingly as needed for up-conversion.
- Internal circuitry to switch control logic 20 determines V out is the maximum voltage as compared to V batt and asserts signals G 1 and G 2 with logic high voltage levels equal to V out , as opposed to V batt , accordingly.
- Up-conversion mode engages both NMOS transistor 24 and PMOS transistor 22 .
- V out is at ground potential and V batt is at, for example, 3 volts. Since V out is at a potential lower than V batt , the MODE signal is at a logic low value, which indicates down-conversion mode.
- the voltage at V out increases as described earlier for down-conversion mode at start up. As the output voltage at node V out increases to a voltage approximately equal to V batt -200 mV, the MODE signal reverses from indicating down-conversion mode to indicating up-conversion mode, or a logic high value.
- Regulation control 18 maintains the RUN signal to a logic high value, since the output voltage has not yet reached the predetermined value of, for example, 5 volts.
- switch control logic 20 asserts signal G 1 accordingly.
- the voltage at terminal V out approximates V batt -200 mV.
- Signals G 1 and G 2 are asserted to a logic high, or V out , rendering NMOS transistor 24 conductive and PMOS transistor 22 non-conductive.
- Inductor 16 continues to store magnetic energy as the inductor current waveform continues to increase from I min to I max , which are predetermined values set by current sense 14 as described earlier.
- NMOS transistor 24 conducts the inductor current until the inductor current reaches I max . Once the inductor current reaches I max , NMOS transistor 24 is rendered non-conductive by switch control logic 20 by de-asserting signal G 1 to a logic low value and PMOS transistor 22 is rendered conductive by de-asserting signal G 2 to a logic low value.
- the voltage developed across inductor 16 inverts, maintaining a source voltage at PMOS transistor 22 which exceeds the threshold voltage of PMOS transistor 22 . Since PMOS transistor 22 is conductive, inductor 16 continues to supply drive current to charge capacitor 26 , with decreasing drive current towards I min , consistent with phase two of the current waveform discussed above.
- phase one of the current waveform repeats to continue the continuous current mode of operation.
- the voltage across capacitor 26 , V out continues to increase toward the predetermined value set by regulation control 18 , for example, 5 volts.
- regulation control 18 de-asserts signal RUN, programming converter 10 to a skip mode of operation, whereby no current is conducted by either NMOS transistor 24 or PMOS transistor 22 .
- the energy stored in capacitor 26 delivers the required power to the load connected to node V out (not shown).
- signal RUN is asserted by regulation control 18 and continuous current mode resumes.
- Over-current protection is provided by converter 10 , in conjunction with microprocessor 32 .
- Inductor current, I L as discussed above, oscillates between phase one (increasing current) and phase two (decreasing current).
- Converter 10 is said to be operating in a continuous current mode of operation while the inductor current oscillates between first and second phases.
- Converter 10 is designed to prohibit a continuous current mode of operation, if the continuous current mode of operation persists longer than a predetermined amount of time.
- Regulation control 18 asserts signal RUN, when converter 10 is operating in the continuous current mode.
- a timer located within regulation control 18 , is enabled by a low to high transition of the signal RUN.
- the timer has a predetermined timeout value which is programmed to, for example, 4 milliseconds (mS). If the RUN signal is not de-asserted by regulation control 18 within the 4 mS time period, the timer expires and signal FAULT transitions from a low to a high logic value. Microprocessor 32 responds to the FAULT signal by de-asserting signal ENABLE. Once signal ENABLE has transitioned to a logic low value, signal RUN is de-asserted and converter 10 immediately transitions to stop mode. Signal FAULT is de-asserted to a logic low value and microprocessor 32 performs supervisory functions to report the fault condition. Restart by setting ENABLE logic high is possible, but if the overload condition, for example an output short persists after 4 ms, the FAULT flag is asserted once again.
- mS milliseconds
- FIG. 2 illustrates a detailed schematic of current sense 14 .
- Current sense circuit 14 comprises a voltage reference implemented by resistors 36 and 38 coupled together in series at node 46 .
- a first terminal of resistor 36 is coupled to the V i terminal.
- a second terminal of resistor 36 is coupled to a first terminal of resistor 38 at node 46 .
- a second terminal of resistor 38 is coupled to a first terminal of current source 50 at node 48 .
- a second terminal of current source 50 is coupled to, for example, ground potential.
- a first input terminal of switch 40 is coupled to node 46 and a second input terminal of switch 40 is coupled to node 48 .
- a control terminal of switch 40 is coupled to the Q output of flip-flop 44 .
- the output of switch 40 is coupled to the inverting input of comparator 42 .
- the non-inverting input of comparator 42 is coupled to terminal V s .
- the output of comparator 42 is coupled to both the S and R inputs of flip-flop 44 .
- current sense circuit 14 compares the sense voltage at node V s to one of two reference voltages at nodes 46 and 48 .
- V s is equal to V batt , since inductor current, I L , is zero.
- the voltage at the non-inverting input to comparator 42 is more positive than the inverting input to comparator 42 , which causes the output of comparator 42 to transition to a logic high level.
- a logic high level at the S input to flip-flop 46 sets the Q output of flip-flop 46 to a logic high level at terminal CS.
- Switch 40 position as shown in FIG. 2 selects V REF48 , which indicates that the inductor current is increasing and that the current waveform is in the first phase. As the inductor current increases, V s decreases, since the voltage drop across resistor 12 increases.
- the non-inverting input to comparator 42 is more negative than the inverting input to comparator 42 , which causes the output of comparator 42 to transition to a logic low level, signaling phase 2 of the inductor current waveform.
- a logic low level activates the reset input of flip flop 44 and causes the Q output of flip flop 44 to transition to a logic low level at terminal CS.
- a logic low level at terminal CS causes switch 40 to select reference voltage V REF46 , causing the inverting input to comparator 42 to be more positive than the non-inverting input, which maintains the logic low level at the output of comparator 42 .
- converter 10 provides a first mode of over-current protection utilizing current sense 14 in combination with switch control logic 20 .
- current sense 14 provides a logic signal CS which indicates first and second phases of the inductor current waveform.
- a logic high value for CS indicates an increasing inductor current, I L
- a logic low value for CS indicates a decreasing inductor current.
- Switch control logic 20 controls current switches 22 and 24 according to the value of signal CS, causing the inductor current to reverse phases when logic signal CS reverses logic levels, regardless of the state of the load connected to V out (not shown).
- the inductor current enters phase two, or decreases in magnitude, when the inductor current has reached a value equal to I max , regardless of the logic level of signal RUN.
- Signal RUN as discussed earlier, is asserted as long as voltage V out has not obtained a predetermined magnitude set in regulation control 18 .
- Current sense signal CS therefore, overrides signal RUN to invoke over-current protection of converter 10 in all phases of operation of converter 10 .
- FIG. 3 illustrates a detailed schematic diagram of regulation control 18 , which contains over-current protection circuitry.
- One input of AND gate 54 is coupled to the ENABLE terminal and the EN input of regulator 52 .
- a first terminal of resistor 56 is coupled to terminal FB and a second terminal of resistor 56 is coupled to a first terminal of resistor 58 and the inverting input of comparator 60 .
- the non-inverting input to comparator 60 is coupled to the reference voltage output of regulator 52 , V REF .
- the output of comparator 60 is coupled to a second input of AND gate 54 .
- the output of AND gate 54 is coupled to the RUN terminal, the EN input of timer 62 and the RST input of timer 62 .
- the output of timer 62 is coupled to terminal FAULT.
- FIG. 3 provides a second mode of over-current protection for converter 10 .
- the signal present at the ENABLE terminal is asserted by microprocessor 10 to a logic high value.
- the voltage at terminal V out is coupled to terminal FB and divided by resistor network 56 and 58 .
- Reference voltage V ref is set by regulator 52 such that the output of comparator 60 is at a logic high value when the inverting input to comparator 60 is at a voltage less than V ref .
- the output of comparator 60 is at a logic low value when the inverting input of comparator 60 is at a voltage greater than V ref .
- V ref is set such that the output voltage, V out , is regulated to, for example, 5 volts.
- Timer 62 has expired and has asserted signal FAULT which is read by microprocessor 32 .
- Microprocessor 32 subsequently de-asserts the ENABLE signal, thereby programming converter 10 to stop mode.
- Microprocessor 32 has the ability to program the converter to stop mode for a multitude of conditions, depending upon the application.
- Timer 62 receives signal RUN at the EN and RST terminals. A low to high transition at terminal EN, enables a countdown sequence of timer 62 to commence.
- a predetermined timer value is set to, for example, 4 mS. If converter 10 has not achieved an acceptable potential at terminal V out through continuous current regulation as discussed above within 4 mS, timer 62 expires, asserting signal FAULT.
- Microprocessor 32 reacts to signal FAULT by de-asserting signal ENABLE, thereby programming converter 10 to stop mode. Stop mode, as discussed above, prohibits current conduction through either transistors 22 or 24 .
- the inductor current, I L then reduces to zero in response to the stop mode of operation. Re-assertion of signal ENABLE by microprocessor 32 causes converter 10 to transition to start up mode as discussed above.
- An over-current condition is therefore predetermined to be any condition which causes continuous current regulation for longer than the predetermined timer value, for example, 4 mS.
- An advantage of the current sense circuit provides a method to accurately set a minimum and a maximum value of inductor current during a continuous current mode of regulation.
- An advantage of the over-current protection is to preserve the life span of batteries such as lithium ion batteries, which exhibit shortened life spans due to current surges.
- An additional advantage of the over-current protection is the external detection of the over-current condition which allows a device, such as a microprocessor, to report the condition.
Abstract
Description
- The present invention relates, in general, to current sensing devices, and more particularly, to current sensing devices used in continuous current mode, up/down DC-DC converters.
- DC to DC converters are essential to providing accurate power delivery to sensitive electronic devices. In particular, devices which are designed to operate from a battery. Virtually all mobile devices such as cellular telephones, pagers and laptop computers, for example, require a regulated power supply, which is usually generated from a battery source, such as a NiCad (nickel-cadmium) or Lithium Ion battery source, for example. The amount of time that a battery is able to supply power to a particular device is directly proportional to the charge storage capacity of the battery and the amount of current required by the device. An imperative feature of any DC to DC converter operating from a battery, therefore, is the capability to not only monitor the amount of current delivered to the device by the converter, but the ability of the converter to detect an over-current or short circuit condition. An over-current condition is an anomaly, usually caused by a short circuit condition at the output of the converter, requiring the converter to detect the anomaly and subsequently shut down the converter in order to preserve battery life. High current peaks can damage batteries such as a lithium ion battery, therefore, current peaks must be limited, not only during normal operation, but during start up as well. DC-DC converters operating from battery power supplies must also have the ability to either provide up conversion or down conversion, depending on the voltage of the battery. Up conversion, for example, is needed for a weak battery which is supplying only 2.7 volts, for example, to a DC-DC converter, which is supplying power to a 5 volt load. Down conversion is needed for a fresh battery delivering 6 volts, for example, to the DC-DC converter supplying power to the 5 volt load.
- Prior art current detectors for up/down DC-DC converters generally are positioned within the converter circuit, such that only high side current detection is possible. High side current detection occurs only for the up conversion state of the DC-DC converter, whereas, current detection is not performed for the low side, or down conversion, mode. A need exists, therefore, to provide current detection and over-current protection in an up/down DC-DC converter, for both high and low side conversion. Over-current limitation must also be provided during the start up phase of the converter. Additionally, average current detection is preferred over peak current detection, to prevent converter shut down during momentary output current surges.
- FIG. 1 illustrates a schematic diagram of an up/down, DC-DC converter;
- FIG. 2 illustrates the current sense circuit of FIG. 1; and
- FIG. 3 illustrates the over-current protection of the regulation control circuit of FIG. 1.
- FIG. 1 illustrates an up/down, DC-
DC converter 10 utilizing Metal Oxide Semiconductor Field Effect Transistors (MOSFET) 24 and 22, in conjunction with inductor 16 and associated regulation control circuits. In general,converter 10 regulates the output voltage Vout to a substantially constant voltage level, while accepting the input voltage Vbatt from a battery. Vout is either regulated to a potential lower than the battery voltage, down conversion, or is regulated to a potential higher than the battery voltage, up conversion. - In operation,
converter 10 accepts an input voltage from a battery at node Vbatt. The battery voltage is typically in the range of approximately 2.7 volts to 6 volts. The output voltage, Vout, is regulated to, for example, 5 volts.Converter 10 is in up-conversion mode for battery voltage, Vbatt, less than 5 volts.Converter 10 is in down-conversion mode for battery voltage, Vbatt, greater than 5 volts. Converter 10 automatically detects the potential relationship between Vbatt and Vout, through the operation ofcomparator 34.Comparator 34 receives the output voltage at the non-inverting input, from terminal Vout. Comparator 34 receives the battery voltage at the inverting input from terminal Vbatt. Comparator 34 has a built-in input offset voltage equal to approximately 200 millivolts (mV). The offset voltage is required to assure continuous function ofconverter 10 when Vbatt and Vout are approximately at the same potential. Down-conversion mode requires at least a 200 mV differential between Vbatt and Vout in order to properly function while up-conversion mode can overlap the 200 mV differential range.Comparator 34, in addition, has built in hysteresis, for example 20 mV, which prevents the MODE signal from oscillating between logic high and low voltages when Vbatt and Vout are approximately the same. The conversion mode represented by the MODE signal presented bycomparator 34, therefore, is related to input voltages Vbatt and Vout according to Table 1.TABLE 1 Input Voltage Mode Vout >= Vbatt − 200 mV UP-Conversion (Logic High) Vout < Vbatt − 200 mV DOWN-Conversion (Logic Low) - Down conversion mode of
converter 10 exists when the battery voltage, Vbatt, is at a higher potential than Vout. Internal circuitry to switch control logic 20, determines the maximum of the two voltages, Vbatt or Vout, and provides the maximum voltage as logic high levels for signals G1 and G2. At startup, Vout is at ground potential and Vbatt is at, for example, 6 volts.Comparator 34 sets the MODE signal to a logic low value, selecting switch control logic 20 to down-conversion mode.NMOS transistor 24 does not enter into a conductive state whileconverter 10 is in down conversion mode. PMOS transistor 22 is rendered conductive by switch control logic 20, by selecting G2 to be logic low. The voltage present at the source terminal of PMOS transistor 22 exceeds the threshold voltage of PMOS transistor 22 making PMOS transistor 22 conductive. PMOS transistor 22 is said to be in a first mode of conduction when signal G2 is at a logic low value. The first mode of conduction, or first phase of inductor current, is also indicated by signal CS asserted to a logic high value, indicating an inductor current, IL, lower than a predetermined threshold current Imax, for example, 100 milliamps (mA). Current is conducted by inductor 16, throughsense resistor 12 and PMOS transistor 22, to chargecapacitor 26. At the beginning of the first phase, the inductor current, IL, is zero. In the first phase, the current in the inductor varies according to the applied voltage VL across the inductor. The inductor current, IL, starts to increase as di/dt=VL/L, where L is the value of inductance associated with inductor 16 and di/dt is the rate of change of current flow through inductor 16. The applied voltage across inductor 16 is approximately equal to VL=VBATT−VOUT−V12−V22, where V12 and V22 are voltages developed acrosssense resistor 12 and PMOS switch 22, respectively.Capacitor 26 is relatively large, for example, 10uF, so the variation of Vout during one cycle of inductor current is negligible.Current sense 14 senses the current flow throughresistor 12, which is equivalent to the current flow through inductor 16, and at a predetermined amount of current flow, Imax, detects a maximum current value. The maximum current value, for example, is predetermined to be 100 mA. Once Imax is detected bycurrent sense 14, signal CS is set to a logic low value bycurrent sense 14, indicating that the predetermined maximum inductor current, Imax, is obtained and a second phase of inductor current begins. Signal G2 is set to a logic high value, approximately equal to Vbatt, since Vbatt is at a potential greater than Vout. - A logic high value for signal G2, changes the conduction mode of PMOS transistor 22 to a second mode. PMOS transistor 22 is momentarily rendered non-conductive by the mode change. Inductor 16, however, contains stored magnetic energy, which inverts the voltage polarity across inductor 16 to create a voltage rise from
node 28 tonode 30. The potential atnode 30, the source terminal of PMOS transistor 22, exceeds the threshold voltage of PMOS transistor 22, since the gate terminal of PMOS transistor 22 is set to approximately Vbatt by signal G2 and the source terminal exceeds Vbatt by at least the threshold voltage of PMOS device 22. The polarity of the inductor voltage inverts, which changes the sign of the di/dt term for the equation of VL above, creating a decreasing inductor current. The second mode of operation renders PMOS transistor 22 conductive once again, but the inductor current is now decreasing from the predetermined maximum value of current flow, Imax, toward a predetermined minimum value of current flow, Imin. Once the current flow has decreased to Imin, for example 50 mA,current sense 14 asserts signal CS to a logic high value and switch control logic 20, de-asserts signal G2 (becoming again logic low), rendering PMOS transistor 22 conductive in the first conduction mode. It can be seen, therefore, that PMOS transistor 22 alternates between two modes of conduction states. The first mode of conduction of PMOS transistor 22 creates an increasing inductor current, IL, indicating a first phase of the inductor current waveform and the second mode of conduction of PMOS transistor 22 creates a decreasing inductor current, indicating a second phase of the inductor current waveform. The inductor current waveform increases from Imin to Imax during a first phase of the current waveform and decreases from Imax to Imin during a second phase of the current waveform. Whileconverter 10 is supplying drive current to the load connected to terminal Vout (not shown), during first or second phases of the inductor current waveform,converter 10 is said to be in a constant current mode of operation. Signal RUN is asserted to a logic high value byregulation control 18 during the constant current mode of operation. - Since
converter 10 is in a down-conversion mode, Vout is regulated to some potential below Vbatt-200 mV.Converter 10, for example, regulates from voltage Vbatt approximately equal to 6 volts to voltage Vout approximately equal to 5 volts. Once the output voltage Vout has reached the predetermined output voltage of 5 volts, for example,converter 10 changes to a skip mode of operation. Skip mode of operation is defined to be a mode of operation whereby no current is conducted by inductor 16 and the inductor current, IL, falls to 0 amps. The energy stored incapacitor 26 supplies power to the load (not shown) connected to node Vout. The skip mode of operation is set byregulation control 18, via signal RUN, when Vout has obtained a predetermined voltage value. Signal RUN is set to a logic high value to enable constant current mode of operation forconverter 10 and is set to a logic low value to enable skip mode operation. - As discussed above, Vbatt is a voltage supply potential derived from a battery. The magnitude of Vbatt decreases as the amount of charge contained within the battery decreases. As the magnitude of Vbatt decreases below the voltage required at terminal Vout,
converter 10 automatically changes conversion mode from down-conversion to up-conversion.Comparator 34 asserts signal MODE to a logic high value and switch control logic 20 activates signals G1 and G2 accordingly as needed for up-conversion. Internal circuitry to switch control logic 20 determines Vout is the maximum voltage as compared to Vbatt and asserts signals G1 and G2 with logic high voltage levels equal to Vout, as opposed to Vbatt, accordingly. - Up-conversion mode engages both
NMOS transistor 24 and PMOS transistor 22. At startup, Vout is at ground potential and Vbatt is at, for example, 3 volts. Since Vout is at a potential lower than Vbatt, the MODE signal is at a logic low value, which indicates down-conversion mode. The voltage at Vout increases as described earlier for down-conversion mode at start up. As the output voltage at node Vout increases to a voltage approximately equal to Vbatt-200 mV, the MODE signal reverses from indicating down-conversion mode to indicating up-conversion mode, or a logic high value.Regulation control 18 maintains the RUN signal to a logic high value, since the output voltage has not yet reached the predetermined value of, for example, 5 volts. Once the MODE signal has transitioned to indicate up-conversion mode, switch control logic 20 asserts signal G1 accordingly. Asconverter 10 transitions from down to up-conversion mode, the voltage at terminal Vout approximates Vbatt-200 mV. Signals G1 and G2 are asserted to a logic high, or Vout,rendering NMOS transistor 24 conductive and PMOS transistor 22 non-conductive. Inductor 16 continues to store magnetic energy as the inductor current waveform continues to increase from Imin to Imax, which are predetermined values set bycurrent sense 14 as described earlier.NMOS transistor 24 conducts the inductor current until the inductor current reaches Imax. Once the inductor current reaches Imax,NMOS transistor 24 is rendered non-conductive by switch control logic 20 by de-asserting signal G1 to a logic low value and PMOS transistor 22 is rendered conductive by de-asserting signal G2 to a logic low value. The voltage developed across inductor 16 inverts, maintaining a source voltage at PMOS transistor 22 which exceeds the threshold voltage of PMOS transistor 22. Since PMOS transistor 22 is conductive, inductor 16 continues to supply drive current to chargecapacitor 26, with decreasing drive current towards Imin, consistent with phase two of the current waveform discussed above. Once the current waveform has reached Imin, phase one of the current waveform repeats to continue the continuous current mode of operation. The voltage acrosscapacitor 26, Vout, continues to increase toward the predetermined value set byregulation control 18, for example, 5 volts. Once the output voltage has reached 5 volts,regulation control 18 de-asserts signal RUN,programming converter 10 to a skip mode of operation, whereby no current is conducted by eitherNMOS transistor 24 or PMOS transistor 22. The energy stored incapacitor 26 delivers the required power to the load connected to node Vout (not shown). Once the voltage at node Vout has transitioned below a predetermined value set byregulation control 18, signal RUN is asserted byregulation control 18 and continuous current mode resumes. - Over-current protection is provided by
converter 10, in conjunction with microprocessor 32. Inductor current, IL, as discussed above, oscillates between phase one (increasing current) and phase two (decreasing current).Converter 10 is said to be operating in a continuous current mode of operation while the inductor current oscillates between first and second phases.Converter 10 is designed to prohibit a continuous current mode of operation, if the continuous current mode of operation persists longer than a predetermined amount of time.Regulation control 18 asserts signal RUN, whenconverter 10 is operating in the continuous current mode. A timer, located withinregulation control 18, is enabled by a low to high transition of the signal RUN. The timer has a predetermined timeout value which is programmed to, for example, 4 milliseconds (mS). If the RUN signal is not de-asserted byregulation control 18 within the 4 mS time period, the timer expires and signal FAULT transitions from a low to a high logic value. Microprocessor 32 responds to the FAULT signal by de-asserting signal ENABLE. Once signal ENABLE has transitioned to a logic low value, signal RUN is de-asserted andconverter 10 immediately transitions to stop mode. Signal FAULT is de-asserted to a logic low value and microprocessor 32 performs supervisory functions to report the fault condition. Restart by setting ENABLE logic high is possible, but if the overload condition, for example an output short persists after 4 ms, the FAULT flag is asserted once again. - FIG. 2 illustrates a detailed schematic of
current sense 14.Current sense circuit 14 comprises a voltage reference implemented byresistors 36 and 38 coupled together in series atnode 46. A first terminal ofresistor 36 is coupled to the Vi terminal. A second terminal ofresistor 36 is coupled to a first terminal of resistor 38 atnode 46. A second terminal of resistor 38 is coupled to a first terminal ofcurrent source 50 atnode 48. A second terminal ofcurrent source 50 is coupled to, for example, ground potential. A first input terminal ofswitch 40 is coupled tonode 46 and a second input terminal ofswitch 40 is coupled tonode 48. A control terminal ofswitch 40 is coupled to the Q output of flip-flop 44. The output ofswitch 40 is coupled to the inverting input ofcomparator 42. The non-inverting input ofcomparator 42 is coupled to terminal Vs. The output ofcomparator 42 is coupled to both the S and R inputs of flip-flop 44. - In operation,
current sense circuit 14 compares the sense voltage at node Vs to one of two reference voltages atnodes node 46 is equal to VREF46=Vi−I50*R36, where Vi is equal to Vbatt, I50 is the current conducted bycurrent source 50 and R36 is the resistance value ofresistor 36. The reference voltage atnode 48 is VREF48=Vi−I50*(R36+R38) where R38 is the resistance value of resistor 38. At start up, Vs is equal to Vbatt, since inductor current, IL, is zero. The voltage at the non-inverting input tocomparator 42 is more positive than the inverting input tocomparator 42, which causes the output ofcomparator 42 to transition to a logic high level. A logic high level at the S input to flip-flop 46 sets the Q output of flip-flop 46 to a logic high level at terminal CS.Switch 40 position as shown in FIG. 2 selects VREF48, which indicates that the inductor current is increasing and that the current waveform is in the first phase. As the inductor current increases, Vs decreases, since the voltage drop acrossresistor 12 increases. Once Vs falls below VREF48, the non-inverting input tocomparator 42 is more negative than the inverting input tocomparator 42, which causes the output ofcomparator 42 to transition to a logic low level, signalingphase 2 of the inductor current waveform. A logic low level activates the reset input offlip flop 44 and causes the Q output offlip flop 44 to transition to a logic low level at terminal CS. A logic low level at terminal CS causes switch 40 to select reference voltage VREF46, causing the inverting input tocomparator 42 to be more positive than the non-inverting input, which maintains the logic low level at the output ofcomparator 42. Once the inductor current waveform transitions tophase 2, the voltage at terminal Vs has reached a minimum value and begins to increase, due to the voltage inversion across inductor 16 as discussed above. Once the voltage at terminal Vs increases above VREF46, the output ofcomparator 42 transitions to a logic high level, which sets the Q output offlip flop 44 at terminal CS to a logic high level.Switch 40 then selects VREF48, andphase 1 of the inductor current waveform repeats. It can be seen, therefore, that the appropriate selection of resistance values of R36 and R38 accurately sets the minimum inductor current, Imin, and maximum inductor current, Imax, values for continuous current mode of operation. - It should be noted that
converter 10 provides a first mode of over-current protection utilizingcurrent sense 14 in combination with switch control logic 20. As discussed above,current sense 14 provides a logic signal CS which indicates first and second phases of the inductor current waveform. A logic high value for CS indicates an increasing inductor current, IL, and a logic low value for CS indicates a decreasing inductor current. Switch control logic 20 controlscurrent switches 22 and 24 according to the value of signal CS, causing the inductor current to reverse phases when logic signal CS reverses logic levels, regardless of the state of the load connected to Vout (not shown). In other words, the inductor current enters phase two, or decreases in magnitude, when the inductor current has reached a value equal to Imax, regardless of the logic level of signal RUN. Signal RUN, as discussed earlier, is asserted as long as voltage Vout has not obtained a predetermined magnitude set inregulation control 18. Current sense signal CS, therefore, overrides signal RUN to invoke over-current protection ofconverter 10 in all phases of operation ofconverter 10. By regulating the magnitude of the inductor current, IL, between minimum and maximum values, the inductor current is maintained at a fixed average value during the continuous mode of operation ofconverter 10. - FIG. 3 illustrates a detailed schematic diagram of
regulation control 18, which contains over-current protection circuitry. One input of ANDgate 54 is coupled to the ENABLE terminal and the EN input ofregulator 52. A first terminal ofresistor 56 is coupled to terminal FB and a second terminal ofresistor 56 is coupled to a first terminal ofresistor 58 and the inverting input ofcomparator 60. The non-inverting input tocomparator 60 is coupled to the reference voltage output ofregulator 52, VREF. The output ofcomparator 60 is coupled to a second input of ANDgate 54. The output of ANDgate 54 is coupled to the RUN terminal, the EN input oftimer 62 and the RST input oftimer 62. The output oftimer 62 is coupled to terminal FAULT. - FIG. 3 provides a second mode of over-current protection for
converter 10. In operation, the signal present at the ENABLE terminal is asserted bymicroprocessor 10 to a logic high value. The voltage at terminal Vout, is coupled to terminal FB and divided byresistor network regulator 52 such that the output ofcomparator 60 is at a logic high value when the inverting input tocomparator 60 is at a voltage less than Vref. The output ofcomparator 60 is at a logic low value when the inverting input ofcomparator 60 is at a voltage greater than Vref. Vref is set such that the output voltage, Vout, is regulated to, for example, 5 volts. Signal RUN is asserted byregulation control 18 when both the ENABLE signal and the output ofcomparator 60 are at logic high levels. In other words,converter 10 is in RUN mode, when microprocessor 32 has enabledconverter 10 and the regulated voltage at terminal Vout is lower than the predetermined output voltage set by Vref, for example, 5 volts. Conversely,converter 10 is not in RUN mode for one of two reasons: - 1.) Normal regulation has sufficiently charged
capacitor 26 to the required regulated voltage causing the output ofcomparator 60 to transition to a logic low value, which causes the RUN signal to be de-asserted and causesconverter 10 to transition to skip mode; or - 2.)
Timer 62 has expired and has asserted signal FAULT which is read by microprocessor 32. Microprocessor 32, subsequently de-asserts the ENABLE signal, thereby programmingconverter 10 to stop mode. Microprocessor 32 has the ability to program the converter to stop mode for a multitude of conditions, depending upon the application. -
Timer 62 receives signal RUN at the EN and RST terminals. A low to high transition at terminal EN, enables a countdown sequence oftimer 62 to commence. A predetermined timer value is set to, for example, 4 mS. Ifconverter 10 has not achieved an acceptable potential at terminal Vout through continuous current regulation as discussed above within 4 mS,timer 62 expires, asserting signal FAULT. Microprocessor 32 reacts to signal FAULT by de-asserting signal ENABLE, thereby programmingconverter 10 to stop mode. Stop mode, as discussed above, prohibits current conduction through eithertransistors 22 or 24. The inductor current, IL, then reduces to zero in response to the stop mode of operation. Re-assertion of signal ENABLE by microprocessor 32causes converter 10 to transition to start up mode as discussed above. An over-current condition is therefore predetermined to be any condition which causes continuous current regulation for longer than the predetermined timer value, for example, 4 mS. - By now it should be appreciated that a current sense circuit and over-current protection for an up/down DC-DC converter has been provided. An advantage of the current sense circuit provides a method to accurately set a minimum and a maximum value of inductor current during a continuous current mode of regulation. An advantage of the over-current protection is to preserve the life span of batteries such as lithium ion batteries, which exhibit shortened life spans due to current surges. An additional advantage of the over-current protection is the external detection of the over-current condition which allows a device, such as a microprocessor, to report the condition.
Claims (26)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/728,860 US6426612B1 (en) | 2000-12-04 | 2000-12-04 | Circuit and method for sensing an over-current condition of a dual mode voltage converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/728,860 US6426612B1 (en) | 2000-12-04 | 2000-12-04 | Circuit and method for sensing an over-current condition of a dual mode voltage converter |
Publications (2)
Publication Number | Publication Date |
---|---|
US6426612B1 US6426612B1 (en) | 2002-07-30 |
US20020101224A1 true US20020101224A1 (en) | 2002-08-01 |
Family
ID=24928555
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/728,860 Expired - Lifetime US6426612B1 (en) | 2000-12-04 | 2000-12-04 | Circuit and method for sensing an over-current condition of a dual mode voltage converter |
Country Status (1)
Country | Link |
---|---|
US (1) | US6426612B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040051382A1 (en) * | 2002-09-12 | 2004-03-18 | Gavrila Gabe C. | Method and circuits for inductive DC converters with current regulated output |
US20040104705A1 (en) * | 2001-04-02 | 2004-06-03 | Frerking Melvin D. | Portable battery recharge station |
US20050036245A1 (en) * | 2003-08-15 | 2005-02-17 | Intersil Americas Inc. | Bridge power converter overload protection |
US20060126248A1 (en) * | 2004-12-09 | 2006-06-15 | Samsung Electronics Co., Ltd. | Method and apparatus for controlling device power supply in semiconductor tester |
US7196503B2 (en) | 2004-07-26 | 2007-03-27 | Intersil Americas, Inc. | Current averaging circuit for a PWM power converter |
US20070205669A1 (en) * | 2002-11-29 | 2007-09-06 | Sigmatel, Inc. | Battery optimized circuit and system on a chip |
US20110043180A1 (en) * | 2008-04-17 | 2011-02-24 | Autonetworks Technologies, Ltd. | Power supply controller |
US20110148379A1 (en) * | 2009-12-18 | 2011-06-23 | Linear Technology Corporation | Clean transition between ccm and dcm in valley current mode control of dc-to-dc converter |
AU2012247027B2 (en) * | 2011-11-22 | 2014-11-13 | Abb Technology Ag | Method for operating a converter and a switching cell and a converter |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6760235B2 (en) * | 2001-09-13 | 2004-07-06 | Netpower Technologies, Inc. | Soft start for a synchronous rectifier in a power converter |
US6574124B2 (en) * | 2001-09-13 | 2003-06-03 | Netpower Technologies, Inc. | Plural power converters with individual conditioned error signals shared on a current sharing bus |
FR2832509B1 (en) * | 2001-11-19 | 2004-02-27 | Atmel Nantes Sa | OVERLOAD DETECTOR FOR CONTINUOUS VOLTAGE CONVERTER, COMPONENT AND DEVICE THEREOF |
US7839132B2 (en) * | 2002-11-15 | 2010-11-23 | Nxp B.V. | Power converter |
US6922041B2 (en) * | 2003-02-28 | 2005-07-26 | Sipex Corporation | Apparatus for and method of adjusting a switching regulator output for a circuit having a pre-charge voltage |
EP1608053A1 (en) * | 2004-06-14 | 2005-12-21 | Dialog Semiconductor GmbH | Analog current sense circuit |
DE102004031393A1 (en) * | 2004-06-29 | 2006-01-26 | Infineon Technologies Ag | DC-DC converter and method for converting a DC voltage |
JP4545508B2 (en) * | 2004-07-28 | 2010-09-15 | 株式会社豊田中央研究所 | DC / DC converter control system |
US7382114B2 (en) * | 2005-06-07 | 2008-06-03 | Intersil Americas Inc. | PFM-PWM DC-DC converter providing DC offset correction to PWM error amplifier and equalizing regulated voltage conditions when transitioning between PFM and PWM modes |
US7568117B1 (en) | 2005-10-03 | 2009-07-28 | Zilker Labs, Inc. | Adaptive thresholding technique for power supplies during margining events |
CA2617710C (en) | 2007-01-12 | 2015-01-06 | Koehler-Bright Star, Inc. | Battery pack for miner's cap lamp with charging and discharging control module |
CN201167239Y (en) * | 2007-07-28 | 2008-12-17 | 成都芯源系统有限公司 | USB charging circuit with current-limiting function |
JP5446529B2 (en) * | 2009-07-14 | 2014-03-19 | 株式会社リコー | Low pass filter circuit, constant voltage circuit using the low pass filter circuit, and semiconductor device |
US8587275B2 (en) | 2011-02-09 | 2013-11-19 | National Semiconductor Corporation | Instantaneous average current measurement method |
US10566780B2 (en) * | 2014-11-19 | 2020-02-18 | Nanyang Technological University | Electronic circuit for single-event latch-up detection and protection |
US9960673B2 (en) * | 2015-02-16 | 2018-05-01 | Tdk Corporation | Control circuit and switching power supply |
CN108011504B (en) * | 2016-11-01 | 2020-04-28 | 台达电子工业股份有限公司 | Driving method and driving device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5844398A (en) * | 1994-06-16 | 1998-12-01 | Kwan; Hing-Hin | Automatic battery charging system using lowest charge current detection |
US5617015A (en) * | 1995-06-07 | 1997-04-01 | Linear Technology Corporation | Multiple output regulator with time sequencing |
US6307356B1 (en) * | 1998-06-18 | 2001-10-23 | Linear Technology Corporation | Voltage mode feedback burst mode circuit |
-
2000
- 2000-12-04 US US09/728,860 patent/US6426612B1/en not_active Expired - Lifetime
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040104705A1 (en) * | 2001-04-02 | 2004-06-03 | Frerking Melvin D. | Portable battery recharge station |
US7405535B2 (en) * | 2001-04-02 | 2008-07-29 | At&T Delaware Intellectual Property, Inc. | Portable battery recharge station |
US20040051382A1 (en) * | 2002-09-12 | 2004-03-18 | Gavrila Gabe C. | Method and circuits for inductive DC converters with current regulated output |
US7157809B2 (en) * | 2002-09-12 | 2007-01-02 | Toko, Inc. | Method and circuits for inductive DC converters with current regulated output |
US20070205669A1 (en) * | 2002-11-29 | 2007-09-06 | Sigmatel, Inc. | Battery optimized circuit and system on a chip |
US7566993B2 (en) * | 2002-11-29 | 2009-07-28 | Freescale Semiconductor, Inc. | Battery optimized circuit and system on a chip |
WO2005018076A1 (en) * | 2003-08-15 | 2005-02-24 | Intersil Americas Inc. | Bridge power converter overload protection |
US20050036245A1 (en) * | 2003-08-15 | 2005-02-17 | Intersil Americas Inc. | Bridge power converter overload protection |
US7196503B2 (en) | 2004-07-26 | 2007-03-27 | Intersil Americas, Inc. | Current averaging circuit for a PWM power converter |
US20060126248A1 (en) * | 2004-12-09 | 2006-06-15 | Samsung Electronics Co., Ltd. | Method and apparatus for controlling device power supply in semiconductor tester |
US20110043180A1 (en) * | 2008-04-17 | 2011-02-24 | Autonetworks Technologies, Ltd. | Power supply controller |
US8766609B2 (en) * | 2008-04-17 | 2014-07-01 | Autonetworks Technologies, Ltd. | Power supply controller including an anomaly monitor |
US20110148379A1 (en) * | 2009-12-18 | 2011-06-23 | Linear Technology Corporation | Clean transition between ccm and dcm in valley current mode control of dc-to-dc converter |
AU2012247027B2 (en) * | 2011-11-22 | 2014-11-13 | Abb Technology Ag | Method for operating a converter and a switching cell and a converter |
Also Published As
Publication number | Publication date |
---|---|
US6426612B1 (en) | 2002-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6426612B1 (en) | Circuit and method for sensing an over-current condition of a dual mode voltage converter | |
US6337563B2 (en) | DC-DC converter and semicondutor integrated circuit device for DC-DC converter | |
US7880456B2 (en) | DC/DC voltage regulator with automatic current sensing selectability for linear and switch mode operation utilizing a single voltage reference | |
US6611132B2 (en) | DC-DC converter, power supply circuit, method for controlling DC-DC converter, and method for controlling power supply circuit | |
US9246348B2 (en) | Battery charge modulator with boost capability | |
US7330019B1 (en) | Adjusting on-time for a discontinuous switching voltage regulator | |
US6903538B2 (en) | Power supply apparatus | |
US7522432B2 (en) | Switching regulator and control circuit and method used therein | |
JP3501491B2 (en) | Control circuit and method for maintaining high efficiency over a wide current range in a switching regulator circuit | |
US8129970B2 (en) | Switching regulator with reverse current detection | |
US6307360B1 (en) | Switching regulator DC/DC converter, and LSI system provided with switching regulator | |
US8754613B2 (en) | Charging device, electronic equipment including same, and control method of charging device | |
US7592777B2 (en) | Current mode battery charger controller | |
US6300744B1 (en) | High-efficiency battery charger | |
KR101185410B1 (en) | Dc/dc converter with current limit protection | |
US7741818B2 (en) | Voltage regulator including an output unit for converting input voltage into a predetermined voltage and for outputting the converted voltage | |
US6577110B2 (en) | DC-to-DC converter with constant ripple current regulation for continuous and discontinuous conduction mode operation | |
US6472857B1 (en) | Very low quiescent current regulator and method of using | |
US7282900B2 (en) | Performance controller for a step down current mode switching regulator | |
US6969981B1 (en) | Voltage regulator power management apparatus | |
US7400120B2 (en) | Constant voltage control device | |
JP3190597B2 (en) | Charge / discharge control circuit and rechargeable power supply | |
US6452369B1 (en) | Output Controlled Buck Converter | |
US20110140678A1 (en) | Current limit recovery circuit | |
US10931198B2 (en) | Buck-boost power converter controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ROZSYPAL, ANTONIN;REEL/FRAME:011351/0746 Effective date: 20001121 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO SECURITY AGREEMENT;ASSIGNORS:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;SEMICONDUCTOR COMPONENTS OF RHODE ISLAND, INC.;REEL/FRAME:012991/0180 Effective date: 20020505 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK MINNESOTA, NATIONAL ASSOCIATION, Free format text: SECURITY AGREEMENT;ASSIGNORS:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;SEMICONDUCTOR COMPONENTS INDUSTRIES OF RHODE ISLAND, INC.;REEL/FRAME:012958/0638 Effective date: 20020506 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:014007/0239 Effective date: 20030303 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK MINNESOTA, NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:038543/0039 Effective date: 20050217 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT;REEL/FRAME:038631/0345 Effective date: 20100511 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK);REEL/FRAME:038632/0074 Effective date: 20160415 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |