US20020100903A1 - Methodology to mitigate electron beam induced charge dissipation on polysilicon fine patterning - Google Patents
Methodology to mitigate electron beam induced charge dissipation on polysilicon fine patterning Download PDFInfo
- Publication number
- US20020100903A1 US20020100903A1 US09/564,406 US56440600A US2002100903A1 US 20020100903 A1 US20020100903 A1 US 20020100903A1 US 56440600 A US56440600 A US 56440600A US 2002100903 A1 US2002100903 A1 US 2002100903A1
- Authority
- US
- United States
- Prior art keywords
- layer
- reference wafer
- insulating layer
- silicon
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
Definitions
- the present invention generally relates to semiconductor processing, and in particular to a method for improving a process for calibrating a photolithographic tool.
- lithography refers to processes for pattern transfer between various media. It is a technique used for integrated circuit fabrication in which a silicon slice, the wafer, is coated uniformly with a radiation-sensitive film, the resist, and an exposing source (such as optical light, x-rays, or an electron beam) illuminates selected areas of the surface through an intervening master template, the mask, for a particular pattern.
- the lithographic coating is generally a radiation-sensitive coating suitable for receiving a projected image of the subject pattern. Once the image is projected, it is indelibly formed in the coating. The projected image may be either a negative or a positive of the subject pattern. Exposure of the coating through a photomask causes the image area to become either more or less soluble (depending on the coating) in a particular solvent developer. The more soluble areas are removed in the developing process to leave the pattern image in the coating as less soluble polymer.
- FIG. 1 a illustrates a reference wafer 10 having a pattern 15 formed thereon.
- the pattern 15 could include a plurality of fields, each field having an array of sub-fields and each sub-field having a number of component images formed thereon.
- FIG. 1 b illustrates a portion of the reference wafer 10 including a silicon substrate layer 12 , a dielectric or insulating layer 14 on the silicon substrate layer 12 , and a first contact 16 and a second contact 18 on the insulating layer 14 .
- the first contact 16 and the second contact 18 are made of a conductive material, such as polysilicon or metal.
- electron beams 20 are directed toward the reference wafer 10 and secondary electron emissions from the surface are detected by detectors (not shown).
- a charge 22 begins forming on the first contact 16 and the second contact 18 from the electron beams 20 due to the conductivity of the contacts.
- the charge build up 22 may cause deflection in the incident beam in addition to deflection and/or suppression of the secondary electron emissions.
- the present invention provides for an improved method of making and using a reference wafer to calibrate metrology tools.
- Reference wafers are used in SEM to make precision and line width measurements repeatedly in order to maintain the tools in accordance with desired specifications.
- An electron beam may cause a charge buildup on an area of inspection pattern on the reference wafer if the elements and materials are not connected to a ground, as opposed to actual production wafers. This charge buildup may cause deflection of an incident electron beam and deflection and/or suppression of secondary electron emission resulting in erroneous secondary electron signals from the reference wafer.
- the reference wafer of the present invention includes a silicon substrate, a dielectric or insulating layer disposed above the silicon substrate and a material (polysilicon, silicon nitride, metal, amorphous silicon) disposed above the insulating layer.
- the features e.g., lines
- the silicon substrate acts as a ground for the elements or materials forming the pattern (it is to be appreciated that an ion implantation may be performed to modify the electron dissipation properties of the base silicon to be more electron conductive).
- charge that is formed on the patterned layer due to charges induced by the electron beam dissipate into the silicon substrate thereby mitigating deleterious charge formation on the patterned layer.
- a reference wafer for calibrating a metrology tool set includes a substrate layer, an insulating layer formed over the substrate layer, a pattern formed over the insulating layer and at least one conductive path coupling at least a portion of the pattern to the substrate layer.
- the at least one conductive path provides a path to dissipate charge from the at least a portion of the pattern to the substrate layer.
- a method for calibrating a line width measurement metrology tool set over time includes the steps of using a reference wafer to calibrate the tool at a first time period, the reference wafer, including a substrate layer, an insulating layer formed over the substrate layer, a pattern formed over the insulating layer, and at least one conductive path coupling at least a portion of the pattern to the substrate layer, the at least one conductive path providing a path to dissipate charge from the at least a portion of the pattern to the substrate layer, and using the reference wafer to calibrate the tool at a second time period.
- a method for calibrating first and second metrology tool sets includes the steps of using a reference wafer to calibrate the first tool, the reference wafer, including a substrate layer, an insulating layer formed over the substrate layer, a pattern formed over the insulating layer, and at least one conductive path coupling at least a portion of the pattern to the substrate layer, the at least one conductive path providing a path to dissipate charge from the at least a portion of the pattern to the substrate layer and using the reference wafer to calibrate the second tool at a second time period.
- the system includes a line width measurement metrology tool set and a reference wafer adapted to be used to calibrate the tool.
- the reference wafer includes a silicon layer, an insulating layer above the silicon layer and at least one contact. The contact extends from the top of the silicon layer to above the top of the insulating layer.
- the system also includes a metrology system adapted to transmit an electron beam to the reference wafer and detect electron emissions based on characteristics of the reference wafer. The electron beam from the metrology system making contact with the at least one contact forms a charge on the at least one contact that dissipates through the silicon layer.
- the reference wafer for calibrating a line width measurement metrology tool set.
- the reference wafer includes a silicon layer, an insulating layer above the silicon layer and at least one contact.
- the contact extends from the top of the silicon layer to above the top of the insulating layer wherein an electron beam transmitted from a metrology system and making contact with the at least one contact forms a charge on the at least one contact that dissipates through the silicon layer.
- Yet another aspect of the present invention provides for a method of fabricating a reference wafer.
- the method includes the steps of providing a substrate having an insulating layer, providing a photoresist layer over the insulating layer, developing the photoresist layer exposing portions of the insulating layer, etching the exposed portions of the insulating layer to form at least one via, stripping off the photoresist layer, filling the via with a conductive layer, the conductive layer covering the insulating layer, providing a second photoresist layer over the conductive layer, developing the second photoresist layer exposing portions of the conductive layer, etching the exposed portions of the insulating layer to form at least one contact and stripping off the second photoresist layer.
- a method for calibrating a line width measurement metrology tool set includes the steps of providing a reference wafer adapted to be used to calibrate the tool, the reference wafer having a silicon layer, an insulating layer above the silicon layer and at least one contact, the contact extending from the top of the silicon layer to above the top of the insulating layer, providing a metrology system adapted to transmit an electron beam to the reference wafer and detect secondary electron emissions based on characteristics of the reference wafer, wherein the electron beam transmitted from the metrology system and making contact with the at least one contact forms a charge on the at least one contact that dissipates through the silicon layer, providing a line width measurement metrology tool set coupled to the metrology system, transmitting an electron beams to the reference wafer from the metrology system and measuring the secondary electron emissions from the reference wafer and generating calibration data based on the characteristics of the reference wafer detected from the secondary electron emissions and adjusting the line width measurement metrology tool set based on the calibration
- FIG. 1 a is a perspective view of a reference wafer including a pattern in accordance with the prior art
- FIG. 1 b is a schematic illustration of a portion of the reference wafer of FIG. 1 a in accordance with a conventional calibration process
- FIG. 2 a is a schematic illustration of a calibration system for calibrating a microscope and a tool using a reference wafer in accordance with the present invention
- FIG. 2 b is a schematic illustration of a calibration system for calibrating microscope and two tools using a reference wafer in accordance with the present invention
- FIG. 3 is a schematic illustration of a semiconductor substrate covered with an insulating layer and a photoresist layer in accordance with the present invention
- FIG. 4 is a schematic illustration of the structure of FIG. 3 after the photoresist layer has been patterned in accordance with the present invention
- FIG. 5 is a schematic illustration of the structure of FIG. 4 undergoing an etching step in accordance with the present invention
- FIG. 6 is a schematic illustration of the structure of FIG. 5 after the etching step is substantially complete in accordance with the present invention
- FIG. 7 is a schematic illustration of the structure of FIG. 6 undergoing a stripping step to remove excess photoresist in accordance with the present invention
- FIG. 8 is a schematic illustration of the structure of FIG. 7 undergoing a contact fill step to form a conductive layer in accordance with the present invention
- FIG. 9 is a schematic illustration of the structure of FIG. 8 after a second photoresist layer is applied onto the conductive layer in accordance with the present invention.
- FIG. 10 is a schematic illustration of the structure of FIG. 9 after the second photoresist layer has been patterned in accordance with the present invention.
- FIG. 11 is a schematic illustration of the structure of FIG. 10 undergoing a second etching step in accordance with the present invention.
- FIG. 12 is a schematic illustration of the structure of FIG. 11 after the second etching step is substantially complete in accordance with the present invention.
- FIG. 13 is a schematic illustration of the structure of FIG. 12 undergoing a stripping step to remove excess photoresist in accordance with the present invention.
- the present invention involves making and using a reference wafer having a variety of attributes (e.g. reference marks, conductive components) in a metrology process to calibrate various tools used in the lithographic process.
- the present invention more specifically involves making and using a reference wafer to calibrate a line width measurement metrology tool set.
- the present invention can be employed to calibrate a single system or tool or several systems or tools in a metrology system.
- data obtained for one tool or system in a multiple tool system can be used for calibrating other tools or systems in a metrology system.
- Calibration using the present invention can also be employed for calibrating a single tool or system over different periods of time.
- Electron beams 40 are directed at the reference wafer 30 from the calibration system 44 .
- the electron beams 40 will induce secondary electron emission which will deflect off the reference wafer 30 to the electron detectors 42 coupled to the calibration system 44 .
- a secondary electron emission takes place which is used by the detector 42 to form an image. In the case where the number of incodent electrons are greater than that of the secondary emission, charge may start to build on the features.
- the build-up charge may suppress and/or deflect secondary emission path for the secondary electrons to reach the detector 42 . Broadening or suppression of the signal may lead to erroneous readings.
- the incident electron beams 40 will begin forming a charge on the first contact 36 and the second contact 38 .
- the contacts are electrically coupled to the semiconductor substrate 32 , which acts as a ground for the contacts. Therefore, the charge formed on the contacts dissipates through the semiconductor substrate 32 and the secondary electron emission will not disturbed or suppressed due to the charge.
- the electron detectors 42 can be replaced by detectors used in calibrating the line width measurement metrology tool set 46 or the detectors could be used to calibrate the electron detectors 42 .
- a variety of calibration setups is contemplated by the present invention which would be apparent to those skilled in the art.
- a system for calibrating a tool 46 (it is to be appreciated that a second tool may be employed) is illustrated including the calibration system 44 , the pair of electron detectors 42 , the reference wafer 30 and a pair of detectors 50 for receiving emissions from the electron beams 40 .
- Electron beams 40 are directed at the reference wafer 30 from the calibration system 44 .
- the electron beams 40 will induce a secondary electron emission that is deflected off the reference wafer 30 to the detectors 50 coupled to the calibration system 44 .
- the emissions will be evaluated into calibration data used in calibrating the electron detectors 42 , and the tool 46 .
- the electron beams 40 will begin forming a charge on the first contact 36 and the second contact 38 .
- the contacts are electrically coupled to the semiconductor substrate 32 , which acts as a ground for the contacts. Therefore, the charge formed on the contacts dissipates through the semiconductor substrate 32 and the secondary electron emission will not disturbed or suppressed due to the charge.
- the calibration data can include calibration data with respect to the electron detector(s) that is different with respect to each tool. The separate calibration data can be used to cross reference each tool with respect to the other.
- FIGS. 2 - 13 illustrate an embodiment of the present invention.
- the term substrate includes not only a semiconductor substrate, but also any and all layers and structures fabricated over the semiconductor substrate up to the point of processing under discussion.
- FIG. 2 illustrates a non-patterned portion of a reference wafer 60 including an insulating layer 64 which is formed on a semiconductor substrate 62 .
- Semiconductor substrate 62 may be any suitable semiconductor material, for example, a monocrystalline silicon substrate. Any suitable technique (e.g., thermal oxidation, plasma enhanced chemical vapor deposition (CVD), thermal enhanced CVD and spin on techniques) may be employed in forming the insulating layer 64 .
- CVD plasma enhanced chemical vapor deposition
- spin on techniques may be employed in forming the insulating layer 64 .
- a photoresist layer 66 is formed on the oxide layer 64 .
- the photoresist layer 66 has a thickness suitable for functioning as a mask for etching the underlying oxide layer 64 and for forming patterns or openings in the developed photoresist layer 66 .
- the photoresist layer 66 is patterned using conventional techniques to form a first opening 68 and a second opening 70 (FIG. 3).
- the size of the first opening 68 and the size of the second opening 70 is about the size of the ultimate vias to be formed in the oxide layer 66 .
- the patterned photoresist 66 serves as an etch mask layer for processing or etching the underlying oxide layer 64 .
- the insulating layer 64 is shown undergoing an etching process 90 wherein the patterned photoresist layer 66 serves as a mask.
- the etching process 90 may include a reactive ion etch (RIE), that is highly selective to the insulating layer 64 with respect to the patterned resist layer 66 .
- RIE reactive ion etch
- any suitable etch methodology for selectively etching the insulating layer 64 over the patterned photoresist layer 66 may be employed and is intended to fall within the scope of the hereto appended claims.
- the insulating layer 64 at the first opening 68 and the second opening 70 is anisotripically etched with a plasma gas(es), herein carbon tetrafloride (CF 4 ) containing fluorine ions, in a commercially available etcher, such as a parallel plate RIE apparatus or, alternatively, an electron cyclotron resonance (ECR) plasma reactor to replicate the mask pattern of the patterned photoresist layer 66 to thereby create a first via 72 and a second via 74 in the insulating layer 64 (FIG. 5).
- a plasma gas(es) herein carbon tetrafloride (CF 4 ) containing fluorine ions
- CF 4 carbon tetrafloride
- ECR electron cyclotron resonance
- FIG. 6 illustrates a stripping step 100 (e.g., ashing in an O 2 plasma) to remove remaining portions of the photoresist layer 66 .
- FIG. 6 illustrates a partially complete reference wafer 60 ′ after the stripping step 100 is substantially complete.
- a deposition step 120 is performed on the structure 60 ′ (FIG. 7) to form a conductive layer 76 over the structure 60 ′.
- the conductive layer 76 is comprised of polysilicon or metal.
- FIG. 7 illustrates a second photoresist layer 78 formed on the conductive layer 76 .
- the second photoresist layer 78 has a thickness of about 500 ⁇ -5000 ⁇ , however, it is to be appreciated that the thickness thereof may be of any dimension suitable for carrying out the present invention. Accordingly, the thickness of the second photoresist layer 78 can vary in correspondence with the wavelength of radiation used to pattern the second photoresist layer 78 .
- the second photoresist layer 78 may be formed over the conductive layer 76 via conventional spin-coating or spin casting deposition techniques.
- the second photoresist layer 78 has a thickness suitable for functioning as a mask for etching the underlying conductive layer 76 and for forming patterns or openings in the developed second photoresist layer 78 .
- the second photoresist layer 78 is patterned using conventional techniques to eliminate photoresist material around the vias 72 and 74 to form a first contact area 80 and a second contact area 82 (FIG. 9).
- the size of the first contact area 80 and the second contact area 82 is larger than the size of the vias 72 and 74 formed in the oxide layer 64 .
- the second patterned photoresist 78 serves as an etch mask layer for processing or etching the underlying conductive layer 76 .
- An etch step 110 (e.g., anisotropic reactive ion etching (RIE)) (FIG. 10) is performed to form a first contact 84 and a second conduct 86 in the material layer 76 .
- the resultant structure is illustrated in FIG. 11.
- the second patterned photoresist 78 is used as a mask for selectively etching the material layer 76 to provide a patterned material layer 76 .
- Any suitable etch technique may be used to etch the material layer 76 .
- a selective etch technique may be used to etch the material layer 76 at a relatively greater rate as compared to the rate that the material of the second patterned photoresist 78 is etched.
- the etch step 110 is also highly selective to the material layer 76 over the underlying insulating layer 64 , so as to mitigate damage to the insulating layer 64 .
- FIG. 12 illustrates a stripping step 120 (e.g., ashing in an O 2 plasma) to remove remaining portions of the photoresist layer 78 .
- FIG. 12 illustrates a complete partial reference wafer 60 ′ after the stripping step 120 is substantially complete.
- the reference wafer 60 ′ includes the first contact 84 and the second contact 86 electrically coupled to the semiconductor substrate 62 .
Abstract
Description
- The present invention generally relates to semiconductor processing, and in particular to a method for improving a process for calibrating a photolithographic tool.
- In the semiconductor industry, there is a continuing trend toward higher device densities. To achieve these high densities there has been and continues to be efforts toward scaling down device dimensions at submicron levels on semiconductor wafers. In order to accomplish such high device packing density, smaller and smaller feature sizes are required. This may include the width and spacing of interconnecting lines and the surface geometry such as comers and edges of various features.
- The requirement of small features with close spacing between adjacent features requires high resolution photolithographic processes. In general, lithography refers to processes for pattern transfer between various media. It is a technique used for integrated circuit fabrication in which a silicon slice, the wafer, is coated uniformly with a radiation-sensitive film, the resist, and an exposing source (such as optical light, x-rays, or an electron beam) illuminates selected areas of the surface through an intervening master template, the mask, for a particular pattern. The lithographic coating is generally a radiation-sensitive coating suitable for receiving a projected image of the subject pattern. Once the image is projected, it is indelibly formed in the coating. The projected image may be either a negative or a positive of the subject pattern. Exposure of the coating through a photomask causes the image area to become either more or less soluble (depending on the coating) in a particular solvent developer. The more soluble areas are removed in the developing process to leave the pattern image in the coating as less soluble polymer.
- FIGS. 1a and b illustrate problems associated with conventional polysilicon gate layer test wafers. FIG. 1a illustrates a
reference wafer 10 having apattern 15 formed thereon. Thepattern 15 could include a plurality of fields, each field having an array of sub-fields and each sub-field having a number of component images formed thereon. FIG. 1b illustrates a portion of thereference wafer 10 including asilicon substrate layer 12, a dielectric orinsulating layer 14 on thesilicon substrate layer 12, and afirst contact 16 and asecond contact 18 on theinsulating layer 14. Thefirst contact 16 and thesecond contact 18 are made of a conductive material, such as polysilicon or metal. In a metrology measurement system,electron beams 20 are directed toward thereference wafer 10 and secondary electron emissions from the surface are detected by detectors (not shown). However, acharge 22 begins forming on thefirst contact 16 and thesecond contact 18 from theelectron beams 20 due to the conductivity of the contacts. The charge build up 22 may cause deflection in the incident beam in addition to deflection and/or suppression of the secondary electron emissions. - In view of the above, an improvement of the calibration process is needed. In addition an improvement is needed in the structure and formation of the reference wafer.
- The present invention provides for an improved method of making and using a reference wafer to calibrate metrology tools. Reference wafers are used in SEM to make precision and line width measurements repeatedly in order to maintain the tools in accordance with desired specifications. An electron beam may cause a charge buildup on an area of inspection pattern on the reference wafer if the elements and materials are not connected to a ground, as opposed to actual production wafers. This charge buildup may cause deflection of an incident electron beam and deflection and/or suppression of secondary electron emission resulting in erroneous secondary electron signals from the reference wafer.
- The reference wafer of the present invention includes a silicon substrate, a dielectric or insulating layer disposed above the silicon substrate and a material (polysilicon, silicon nitride, metal, amorphous silicon) disposed above the insulating layer. The features (e.g., lines) are formed so that they extend through the insulating layer to the silicon substrate. The silicon substrate acts as a ground for the elements or materials forming the pattern (it is to be appreciated that an ion implantation may be performed to modify the electron dissipation properties of the base silicon to be more electron conductive). As a result, charge that is formed on the patterned layer due to charges induced by the electron beam dissipate into the silicon substrate thereby mitigating deleterious charge formation on the patterned layer.
- In one aspect of the invention a reference wafer for calibrating a metrology tool set is provided. The reference wafer includes a substrate layer, an insulating layer formed over the substrate layer, a pattern formed over the insulating layer and at least one conductive path coupling at least a portion of the pattern to the substrate layer. The at least one conductive path provides a path to dissipate charge from the at least a portion of the pattern to the substrate layer.
- In yet another aspect of the invention a method for calibrating a line width measurement metrology tool set over time is provided. The method includes the steps of using a reference wafer to calibrate the tool at a first time period, the reference wafer, including a substrate layer, an insulating layer formed over the substrate layer, a pattern formed over the insulating layer, and at least one conductive path coupling at least a portion of the pattern to the substrate layer, the at least one conductive path providing a path to dissipate charge from the at least a portion of the pattern to the substrate layer, and using the reference wafer to calibrate the tool at a second time period.
- In another aspect of the invention a method for calibrating first and second metrology tool sets is provided. The method includes the steps of using a reference wafer to calibrate the first tool, the reference wafer, including a substrate layer, an insulating layer formed over the substrate layer, a pattern formed over the insulating layer, and at least one conductive path coupling at least a portion of the pattern to the substrate layer, the at least one conductive path providing a path to dissipate charge from the at least a portion of the pattern to the substrate layer and using the reference wafer to calibrate the second tool at a second time period.
- One aspect of the invention relates to a SEM system. The system includes a line width measurement metrology tool set and a reference wafer adapted to be used to calibrate the tool. The reference wafer includes a silicon layer, an insulating layer above the silicon layer and at least one contact. The contact extends from the top of the silicon layer to above the top of the insulating layer. The system also includes a metrology system adapted to transmit an electron beam to the reference wafer and detect electron emissions based on characteristics of the reference wafer. The electron beam from the metrology system making contact with the at least one contact forms a charge on the at least one contact that dissipates through the silicon layer.
- Another aspect of the present invention relates to a reference wafer for calibrating a line width measurement metrology tool set. The reference wafer includes a silicon layer, an insulating layer above the silicon layer and at least one contact. The contact extends from the top of the silicon layer to above the top of the insulating layer wherein an electron beam transmitted from a metrology system and making contact with the at least one contact forms a charge on the at least one contact that dissipates through the silicon layer.
- Yet another aspect of the present invention provides for a method of fabricating a reference wafer. The method includes the steps of providing a substrate having an insulating layer, providing a photoresist layer over the insulating layer, developing the photoresist layer exposing portions of the insulating layer, etching the exposed portions of the insulating layer to form at least one via, stripping off the photoresist layer, filling the via with a conductive layer, the conductive layer covering the insulating layer, providing a second photoresist layer over the conductive layer, developing the second photoresist layer exposing portions of the conductive layer, etching the exposed portions of the insulating layer to form at least one contact and stripping off the second photoresist layer.
- In yet another embodiment of the invention, a method for calibrating a line width measurement metrology tool set is provided. The method includes the steps of providing a reference wafer adapted to be used to calibrate the tool, the reference wafer having a silicon layer, an insulating layer above the silicon layer and at least one contact, the contact extending from the top of the silicon layer to above the top of the insulating layer, providing a metrology system adapted to transmit an electron beam to the reference wafer and detect secondary electron emissions based on characteristics of the reference wafer, wherein the electron beam transmitted from the metrology system and making contact with the at least one contact forms a charge on the at least one contact that dissipates through the silicon layer, providing a line width measurement metrology tool set coupled to the metrology system, transmitting an electron beams to the reference wafer from the metrology system and measuring the secondary electron emissions from the reference wafer and generating calibration data based on the characteristics of the reference wafer detected from the secondary electron emissions and adjusting the line width measurement metrology tool set based on the calibration data.
- To the accomplishment of the foregoing and related ends, the invention, then, comprises the features hereinafter fully described and particularly pointed out in the claims. The following description and the annexed drawings set forth in detail certain illustrative embodiments of the invention. These embodiments are indicative, however, of but a few of the various ways in which the principles of the invention may be employed. Other objects, advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the drawings.
- FIG. 1a is a perspective view of a reference wafer including a pattern in accordance with the prior art;
- FIG. 1b is a schematic illustration of a portion of the reference wafer of FIG. 1a in accordance with a conventional calibration process;
- FIG. 2a is a schematic illustration of a calibration system for calibrating a microscope and a tool using a reference wafer in accordance with the present invention;
- FIG. 2b is a schematic illustration of a calibration system for calibrating microscope and two tools using a reference wafer in accordance with the present invention;
- FIG. 3 is a schematic illustration of a semiconductor substrate covered with an insulating layer and a photoresist layer in accordance with the present invention;
- FIG. 4 is a schematic illustration of the structure of FIG. 3 after the photoresist layer has been patterned in accordance with the present invention;
- FIG. 5 is a schematic illustration of the structure of FIG. 4 undergoing an etching step in accordance with the present invention;
- FIG. 6 is a schematic illustration of the structure of FIG. 5 after the etching step is substantially complete in accordance with the present invention;
- FIG. 7 is a schematic illustration of the structure of FIG. 6 undergoing a stripping step to remove excess photoresist in accordance with the present invention;
- FIG. 8 is a schematic illustration of the structure of FIG. 7 undergoing a contact fill step to form a conductive layer in accordance with the present invention;
- FIG. 9 is a schematic illustration of the structure of FIG. 8 after a second photoresist layer is applied onto the conductive layer in accordance with the present invention;
- FIG. 10 is a schematic illustration of the structure of FIG. 9 after the second photoresist layer has been patterned in accordance with the present invention;
- FIG. 11 is a schematic illustration of the structure of FIG. 10 undergoing a second etching step in accordance with the present invention;
- FIG. 12 is a schematic illustration of the structure of FIG. 11 after the second etching step is substantially complete in accordance with the present invention; and
- FIG. 13 is a schematic illustration of the structure of FIG. 12 undergoing a stripping step to remove excess photoresist in accordance with the present invention.
- The present invention will now be described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout. The present invention involves making and using a reference wafer having a variety of attributes (e.g. reference marks, conductive components) in a metrology process to calibrate various tools used in the lithographic process. The present invention more specifically involves making and using a reference wafer to calibrate a line width measurement metrology tool set.
- It is also appreciated that the present invention can be employed to calibrate a single system or tool or several systems or tools in a metrology system. In addition, data obtained for one tool or system in a multiple tool system can be used for calibrating other tools or systems in a metrology system. Calibration using the present invention can also be employed for calibrating a single tool or system over different periods of time.
- Referring now to FIG. 2a, a system for calibrating a tool is illustrated including a
calibration system 44, a pair ofelectron detectors 42, a line width measurement metrology tool set 46 and areference wafer 30.Electron beams 40 are directed at thereference wafer 30 from thecalibration system 44. The electron beams 40 will induce secondary electron emission which will deflect off thereference wafer 30 to theelectron detectors 42 coupled to thecalibration system 44. During scanning by the incident electron scan, a secondary electron emission takes place which is used by thedetector 42 to form an image. In the case where the number of incodent electrons are greater than that of the secondary emission, charge may start to build on the features. The build-up charge may suppress and/or deflect secondary emission path for the secondary electrons to reach thedetector 42. Broadening or suppression of the signal may lead to erroneous readings. Theincident electron beams 40 will begin forming a charge on thefirst contact 36 and thesecond contact 38. However, the contacts are electrically coupled to thesemiconductor substrate 32, which acts as a ground for the contacts. Therefore, the charge formed on the contacts dissipates through thesemiconductor substrate 32 and the secondary electron emission will not disturbed or suppressed due to the charge. It is to be appreciated that theelectron detectors 42 can be replaced by detectors used in calibrating the line width measurement metrology tool set 46 or the detectors could be used to calibrate theelectron detectors 42. A variety of calibration setups is contemplated by the present invention which would be apparent to those skilled in the art. - Referring now to FIG. 2b, a system for calibrating a tool 46 (it is to be appreciated that a second tool may be employed) is illustrated including the
calibration system 44, the pair ofelectron detectors 42, thereference wafer 30 and a pair ofdetectors 50 for receiving emissions from the electron beams 40.Electron beams 40 are directed at thereference wafer 30 from thecalibration system 44. The electron beams 40 will induce a secondary electron emission that is deflected off thereference wafer 30 to thedetectors 50 coupled to thecalibration system 44. The emissions will be evaluated into calibration data used in calibrating theelectron detectors 42, and thetool 46. The electron beams 40 will begin forming a charge on thefirst contact 36 and thesecond contact 38. However, the contacts are electrically coupled to thesemiconductor substrate 32, which acts as a ground for the contacts. Therefore, the charge formed on the contacts dissipates through thesemiconductor substrate 32 and the secondary electron emission will not disturbed or suppressed due to the charge. It is to be appreciated that the calibration data can include calibration data with respect to the electron detector(s) that is different with respect to each tool. The separate calibration data can be used to cross reference each tool with respect to the other. - FIGS.2-13 illustrate an embodiment of the present invention. With regard to the description in connection with the embodiment of FIGS. 2-13, the term substrate includes not only a semiconductor substrate, but also any and all layers and structures fabricated over the semiconductor substrate up to the point of processing under discussion.
- FIG. 2 illustrates a non-patterned portion of a
reference wafer 60 including an insulatinglayer 64 which is formed on asemiconductor substrate 62.Semiconductor substrate 62 may be any suitable semiconductor material, for example, a monocrystalline silicon substrate. Any suitable technique (e.g., thermal oxidation, plasma enhanced chemical vapor deposition (CVD), thermal enhanced CVD and spin on techniques) may be employed in forming the insulatinglayer 64. - A
photoresist layer 66 is formed on theoxide layer 64. Thephotoresist layer 66 has a thickness suitable for functioning as a mask for etching theunderlying oxide layer 64 and for forming patterns or openings in the developedphotoresist layer 66. Thephotoresist layer 66 is patterned using conventional techniques to form afirst opening 68 and a second opening 70 (FIG. 3). The size of thefirst opening 68 and the size of thesecond opening 70 is about the size of the ultimate vias to be formed in theoxide layer 66. The patternedphotoresist 66 serves as an etch mask layer for processing or etching theunderlying oxide layer 64. - Turning now to FIG. 4, the insulating
layer 64 is shown undergoing anetching process 90 wherein the patternedphotoresist layer 66 serves as a mask. For example, theetching process 90 may include a reactive ion etch (RIE), that is highly selective to the insulatinglayer 64 with respect to the patterned resistlayer 66. It is to be appreciated that any suitable etch methodology for selectively etching the insulatinglayer 64 over the patternedphotoresist layer 66 may be employed and is intended to fall within the scope of the hereto appended claims. For example, the insulatinglayer 64 at thefirst opening 68 and thesecond opening 70 is anisotripically etched with a plasma gas(es), herein carbon tetrafloride (CF4) containing fluorine ions, in a commercially available etcher, such as a parallel plate RIE apparatus or, alternatively, an electron cyclotron resonance (ECR) plasma reactor to replicate the mask pattern of the patternedphotoresist layer 66 to thereby create a first via 72 and a second via 74 in the insulating layer 64 (FIG. 5). - FIG. 6 illustrates a stripping step100 (e.g., ashing in an O2 plasma) to remove remaining portions of the
photoresist layer 66. FIG. 6 illustrates a partiallycomplete reference wafer 60′ after the strippingstep 100 is substantially complete. Next, adeposition step 120 is performed on thestructure 60′ (FIG. 7) to form aconductive layer 76 over thestructure 60′. Preferably, theconductive layer 76 is comprised of polysilicon or metal. - FIG. 7 illustrates a
second photoresist layer 78 formed on theconductive layer 76. Thesecond photoresist layer 78 has a thickness of about 500 Å-5000 Å, however, it is to be appreciated that the thickness thereof may be of any dimension suitable for carrying out the present invention. Accordingly, the thickness of thesecond photoresist layer 78 can vary in correspondence with the wavelength of radiation used to pattern thesecond photoresist layer 78. Thesecond photoresist layer 78 may be formed over theconductive layer 76 via conventional spin-coating or spin casting deposition techniques. Thesecond photoresist layer 78 has a thickness suitable for functioning as a mask for etching the underlyingconductive layer 76 and for forming patterns or openings in the developedsecond photoresist layer 78. - The
second photoresist layer 78 is patterned using conventional techniques to eliminate photoresist material around thevias first contact area 80 and a second contact area 82 (FIG. 9). The size of thefirst contact area 80 and thesecond contact area 82 is larger than the size of thevias oxide layer 64. The secondpatterned photoresist 78 serves as an etch mask layer for processing or etching the underlyingconductive layer 76. - An etch step110 (e.g., anisotropic reactive ion etching (RIE)) (FIG. 10) is performed to form a
first contact 84 and asecond conduct 86 in thematerial layer 76. The resultant structure is illustrated in FIG. 11. The secondpatterned photoresist 78 is used as a mask for selectively etching thematerial layer 76 to provide a patternedmaterial layer 76. Any suitable etch technique may be used to etch thematerial layer 76. Preferably, a selective etch technique may be used to etch thematerial layer 76 at a relatively greater rate as compared to the rate that the material of the secondpatterned photoresist 78 is etched. Theetch step 110 is also highly selective to thematerial layer 76 over the underlying insulatinglayer 64, so as to mitigate damage to the insulatinglayer 64. - FIG. 12 illustrates a stripping step120 (e.g., ashing in an O2 plasma) to remove remaining portions of the
photoresist layer 78. FIG. 12 illustrates a completepartial reference wafer 60′ after the strippingstep 120 is substantially complete. Thereference wafer 60′ includes thefirst contact 84 and thesecond contact 86 electrically coupled to thesemiconductor substrate 62. - Although the present invention has been described primarily within the context of lines, it is to be appreciated that the present invention is intended to apply to any feature suitable for carrying out the present invention.
- What has been described above are preferred embodiments of the present invention. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the present invention, but one of ordinary skill in the art will recognize that many further combinations and permutations of the present invention are possible. Accordingly, the present invention is intended to embrace all such alterations, modifications and variations that fall within the spirit and scope of the appended claims.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/564,406 US6455332B1 (en) | 2000-05-01 | 2000-05-01 | Methodology to mitigate electron beam induced charge dissipation on polysilicon fine patterning |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/564,406 US6455332B1 (en) | 2000-05-01 | 2000-05-01 | Methodology to mitigate electron beam induced charge dissipation on polysilicon fine patterning |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020100903A1 true US20020100903A1 (en) | 2002-08-01 |
US6455332B1 US6455332B1 (en) | 2002-09-24 |
Family
ID=24254340
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/564,406 Expired - Fee Related US6455332B1 (en) | 2000-05-01 | 2000-05-01 | Methodology to mitigate electron beam induced charge dissipation on polysilicon fine patterning |
Country Status (1)
Country | Link |
---|---|
US (1) | US6455332B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6850858B1 (en) * | 2001-07-06 | 2005-02-01 | Dupont Photomasks, Inc. | Method and apparatus for calibrating a metrology tool |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7616036B1 (en) | 2005-09-12 | 2009-11-10 | Virage Logic Corporation | Programmable strobe and clock generator |
US20110037069A1 (en) * | 2009-08-13 | 2011-02-17 | Polar Semiconductor, Inc. | Method and apparatus for visually determining etch depth |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4929083A (en) | 1986-06-19 | 1990-05-29 | Xerox Corporation | Focus and overlay characterization and optimization for photolithographic exposure |
US4923301A (en) | 1988-05-26 | 1990-05-08 | American Telephone And Telegraph Company | Alignment of lithographic system |
US4871962A (en) * | 1988-10-28 | 1989-10-03 | Advanced Micro Devices, Inc. | Method for measuring the size of vias |
US5674652A (en) | 1991-02-28 | 1997-10-07 | University Of New Mexico | Diffracted light from latent images in photoresist for exposure control |
DE69231715D1 (en) | 1991-03-04 | 2001-04-12 | At & T Corp | Manufacturing process of semiconductor integrated circuits using latent images |
US5830611A (en) | 1992-03-05 | 1998-11-03 | Bishop; Kenneth P. | Use of diffracted light from latent images in photoresist for optimizing image contrast |
US5736863A (en) * | 1996-06-19 | 1998-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Abatement of electron beam charging distortion during dimensional measurements of integrated circuit patterns with scanning electron microscopy by the utilization of specially designed test structures |
-
2000
- 2000-05-01 US US09/564,406 patent/US6455332B1/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6850858B1 (en) * | 2001-07-06 | 2005-02-01 | Dupont Photomasks, Inc. | Method and apparatus for calibrating a metrology tool |
Also Published As
Publication number | Publication date |
---|---|
US6455332B1 (en) | 2002-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3892565B2 (en) | Pattern formation method | |
US7642101B2 (en) | Semiconductor device having in-chip critical dimension and focus patterns | |
US5057462A (en) | Compensation of lithographic and etch proximity effects | |
US6407396B1 (en) | Wafer metrology structure | |
JP4567110B2 (en) | Proximity effect measurement method and device by device capability measurement | |
US6251745B1 (en) | Two-dimensional scaling method for determining the overlay error and overlay process window for integrated circuits | |
US6306769B1 (en) | Use of dual patterning masks for printing holes of small dimensions | |
JP3251875B2 (en) | Charged particle beam exposure system | |
US6420702B1 (en) | Non-charging critical dimension SEM metrology standard | |
Chesebro et al. | Overview of gate linewidth control in the manufacture of CMOS logic chips | |
US7736844B2 (en) | Overlay mark and method of forming the same | |
US8003311B2 (en) | Integrated circuit system employing multiple exposure dummy patterning technology | |
US6455332B1 (en) | Methodology to mitigate electron beam induced charge dissipation on polysilicon fine patterning | |
US4788117A (en) | Semiconductor device fabrication including a non-destructive method for examining lithographically defined features | |
US6956659B2 (en) | Measurement of critical dimensions of etched features | |
US6514867B1 (en) | Method of creating narrow trench lines using hard mask | |
US5780852A (en) | Dimension measurement of a semiconductor device | |
US20060109464A1 (en) | Method for detecting alignment accuracy | |
CN114144730B (en) | Overlay measurement target design | |
US7989228B2 (en) | Method and structure for sample preparation for scanning electron microscopes in integrated circuit manufacturing | |
US6866988B2 (en) | Methods for measuring photoresist dimensions | |
JP2004095925A (en) | Alignment method, alignment substrate, manufacturing method of alignment substrate, exposure method, aligner and manufacturing method of mask | |
Muller et al. | Defect studies on single and bilayer resist systems | |
US6680474B2 (en) | Semiconductor calibration wafer with no charge effect | |
US7279267B2 (en) | Method for manipulating the topography of a film surface |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SINGH, BHANWAR;TEMPLETON, MICHAEL;REEL/FRAME:010778/0547;SIGNING DATES FROM 20000421 TO 20000428 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20060924 |