US20020096704A1 - Nonvolatile semiconductor memory device and method of manufacturing the same - Google Patents
Nonvolatile semiconductor memory device and method of manufacturing the same Download PDFInfo
- Publication number
- US20020096704A1 US20020096704A1 US09/333,687 US33368799A US2002096704A1 US 20020096704 A1 US20020096704 A1 US 20020096704A1 US 33368799 A US33368799 A US 33368799A US 2002096704 A1 US2002096704 A1 US 2002096704A1
- Authority
- US
- United States
- Prior art keywords
- memory device
- semiconductor memory
- nonvolatile semiconductor
- floating gate
- insulation film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 96
- 238000004519 manufacturing process Methods 0.000 title claims description 27
- 238000009413 insulation Methods 0.000 claims abstract description 39
- 239000000758 substrate Substances 0.000 claims abstract description 30
- 238000002955 isolation Methods 0.000 claims abstract description 29
- 125000006850 spacer group Chemical group 0.000 claims abstract description 27
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 21
- 229920005591 polysilicon Polymers 0.000 claims description 21
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 8
- 238000005530 etching Methods 0.000 claims description 6
- 239000012535 impurity Substances 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 5
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 3
- 239000005001 laminate film Substances 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 10
- 230000015654 memory Effects 0.000 description 8
- 230000005684 electric field Effects 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 239000012141 concentrate Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 239000003870 refractory metal Substances 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- LZIAMMQBHJIZAG-UHFFFAOYSA-N 2-[di(propan-2-yl)amino]ethyl carbamimidothioate Chemical compound CC(C)N(C(C)C)CCSC(N)=N LZIAMMQBHJIZAG-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/90—MOSFET type gate sidewall insulating spacer
Definitions
- the present invention generally relates to nonvolatile semiconductor memory devices and more particularly to a nonvolatile semiconductor memory device using trench isolation.
- the present invention also relates to a method of manufacturing such a nonvolatile semiconductor memory device.
- FIG. 6 is a plan view of a conventional nonvolatile semiconductor memory device using trench isolation.
- FIG. 7 shows a cross section (A) along the line A-A of FIG. 6, and a cross section (B) along the line C-C of FIG. 6.
- the conventional nonvolatile semiconductor memory device includes a semiconductor substrate 1 .
- a linear trench 2 for trench isolation is formed in the direction Y of bit lines.
- An insulation film 24 for trench isolation is filled in trench 2 .
- Trench 2 and insulation film 24 filled therein constitute a trench isolation region.
- a floating gate 4 is provided on semiconductor substrate 1 with a tunnel oxide film 3 therebetween.
- a control gate 6 is provided with an inter poly-insulation film 5 therebetween.
- Whether information is stored or not is determined by the charged and discharged states of a floating gate.
- V th becomes higher with respect to the potential of a control gate thereon (erased state).
- V th is low (written state).
- Writing can be performed on a basis of a bit by selecting a sub bit line (drain interconnection) and a word line (gate interconnection). Since an erase voltage can be applied on a basis of a word line (gate interconnection), erasing can be performed on a basis of a sector.
- cross sections on the left side correspond to the cross section along the line A-A of FIG. 6, and those on the right side correspond to the cross section along the line C-C.
- a surface of semiconductor substrate (silicon substrate) 1 is oxidized to form tunnel insulation film 3 which is approximately 100 nm in film thickness.
- a polysilicon film 7 or amorphous silicon film (approximately 200 nm) doped with an n type impurity such as phosphorus, and a CVD oxide film 8 (approximately 100 nm) are successively deposited.
- a resist pattern 9 is formed by photo lithography, which has openings in portions in which first and second trenches extending in parallel with each other in the bit line direction are to be formed.
- resist pattern 9 is used for patterning in the bit line direction, oxide film 8 , polysilicon film 7 and tunnel oxide film 3 are etched in this order, and trench 2 which is approximately 500 nm in depth is formed in the surface of semiconductor substrate 1 .
- trench 2 is formed in a self-alignment manner with an uncompleted floating gate 4 . Then, resist pattern 9 and oxide film 8 are removed.
- a CVD insulation film 24 such as tetraethoxysilane (TEOS) is filled in trench 2 .
- CVD insulation film 24 is etched to the surface of semiconductor substrate 1 such as by chemical mechanical polishing (CMP) to form uncompleted floating gate 4 which extends in the bit line direction.
- CMP chemical mechanical polishing
- an ONO film thin laminate film formed of a CVD oxide film of approximately 5 nm/a CVD nitride film of approximately 5 nm/a CVD oxide film of approximately 5 nm
- cover floating gate 4 is formed to cover floating gate 4 .
- polysilicon 13 (approximately 50 nm) doped with an n type impurity such as phosphorus, a refractory metal silicide 14 (approximately 50 nm) such as WSi, and a CVD oxide film 15 (approximately 100 nm) such as TEOS are successively deposited.
- a resist pattern 16 for forming a control gate is formed on CVD oxide film 15 .
- CVD oxide film 15 , refractory metal silicide 14 , polysilicon 13 , ONO film 5 , and uncompleted floating gate 4 are etched in this order to complete floating gate 4 and control gate 6 .
- a portion other than a region to be a drain region is masked by a resist pattern 17 and subjected to ion implantation to form a drain region 18 .
- a portion other than a region to be a source region is masked and subjected to ion implantation to form a source region 19 .
- bit line 20 is formed, first and second Al interconnections 21 and 22 are formed thereon with interlayer insulation films 28 and 29 therebetween, and a glass coating 23 is formed.
- a memory cell transistor is completed.
- FIG. 18 are cross sections along the lines A-A and B-B of FIG. 6 in the step of FIG. 13 (a bit line contact is omitted herein).
- FIGS. 18 and 13 when the trench formed in a self-alignment manner with floating gate 4 is used for isolation, problems occur in etching control gate (memory gate) 6 and also etching uncompleted floating gate 4 . That is, in the cross section along the line B-B shown in (B) of FIG. 18, oxide film 24 for trench isolation in trench 2 may be etched, causing a side surface of semiconductor substrate 1 , that is, a side surface of trench 2 (a portion 50 indicated by a circle in the figure) to be exposed. As described above, exposure of the side surface of semiconductor substrate 1 prevents isolation characteristics to be maintained sufficiently.
- the present invention was made to solve the problems as described above, and its object is to provide an improved nonvolatile semiconductor memory device so as to be able to maintain isolation characteristics sufficiently.
- Another object of the present invention is to provide an improved nonvolatile semiconductor memory device so as not to concentrate electric fields on an inter poly-insulation film between a floating gate and a control gate.
- Further object of the present invention is to provide a method of manufacturing an improved nonvolatile semiconductor memory device so as to be able to maintain isolation characteristics.
- Still another object of the present invention is to provide a method of manufacturing an improved nonvolatile semiconductor memory device so as not to concentrate electric fields on an inter poly-insulation film between a floating gate and a control gate.
- a nonvolatile semiconductor memory device includes a semiconductor substrate.
- first and second trenches which extend in parallel with each other in a bit line direction, are provided.
- An oxide film for trench isolation is filled in the first and second trenches.
- a floating gate is provided on the semiconductor substrate.
- a sidewall spacer is provided on a sidewall surface, extending in the bit line direction, of the floating gate.
- the sidewall spacer is provided on the sidewall surface, extending in the bit line direction, of the floating gate, and therefore an angular portion of the floating gate is rounded, preventing concentration of electric fields on an inter poly-insulation film.
- the sidewall spacer is provided on sidewall surfaces, extending in the bit line direction, on both sides of the floating gate.
- the sidewall spacer is formed of polysilicon.
- an n type impurity is implanted in the polysilicon.
- the sidewall spacer increases in thickness from top to bottom.
- the sidewall surface, extending in the bit line direction, of the floating gate is coplanar with a sidewall surface of the trench.
- the oxide film for trench isolation is formed of a CVD insulation film of which material is TEOS.
- a tunnel insulation film and a first conductive layer are first successively formed on a semiconductor substrate.
- the first conductive layer and the tunnel insulation film are patterned in a bit line direction to form an uncompleted floating gate extending in the bit line direction and to form a trench in a surface of the semiconductor substrate in a self-alignment manner with the uncompleted floating gate.
- An insulation film for trench isolation is filled in the trench.
- a sidewall spacer is formed on a sidewall of the floating gate.
- an insulation film and a second conductive layer are successively formed to cover the uncompleted floating gate.
- the second conductive layer, the insulation film and the uncompleted floating gate are patterned in a word line direction to form a completed floating gate and a control gate.
- the sidewall spacer is formed on the sidewall of the floating gate. Accordingly, a trench sidewall is not exposed even if the isolation insulation film in the trench is etched in etching the control gate (memory gate) and the uncompleted floating gate. As a result, a nonvolatile semiconductor memory device with isolation characteristics maintained is obtained.
- the sidewall spacer is formed of polysilicon.
- the step of forming the sidewall spacer includes forming a polysilicon layer on the semiconductor substrate to cover the uncompleted floating gate, and carrying out isotropic etching of the polysilicon layer.
- the insulation film is formed of a thin laminate film of an oxide film, a nitride film and an oxide film.
- the insulation film for trench isolation is formed of a CVD oxide film of which material is TEOS.
- the first conductive layer is formed of a polysilicon layer or an amorphous silicon layer.
- the second conductive layer is formed of polysilicon.
- FIG. 1 shows a cross section (A) along the line A-A and a cross section (B) along the line C-C of FIG. 6 described below, of a nonvolatile semiconductor memory device according to an embodiment.
- FIGS. 2 and 3 are cross sections of a semiconductor device in the first and second steps of a method of manufacturing a nonvolatile semiconductor memory device according to the embodiment.
- FIG. 4 is a cross section for describing the effects of the nonvolatile semiconductor memory device according to the embodiment.
- FIG. 5 is a cross section for describing the effects of the method of manufacturing a nonvolatile semiconductor memory device according to the embodiment.
- FIG. 6 is a plan view of the nonvolatile semiconductor memory device according to the embodiment or a conventional nonvolatile semiconductor memory device.
- FIG. 7 shows a cross section (A) along the line A-A and a cross section (B) along the line C-C of the conventional nonvolatile semiconductor memory device.
- FIG. 8 is a diagram for describing the operation of the conventional nonvolatile semiconductor memory device.
- FIGS. 9 to 17 are cross sections of a semiconductor device in the first to ninth steps of a conventional method of manufacturing a nonvolatile semiconductor memory device.
- FIG. 18 shows a cross section (A) along the line A-A and a cross section (B) along the line B-B of FIG. 6, showing problems with the conventional method of manufacturing a nonvolatile semiconductor memory device.
- FIG. 1 is a cross section of a main part of a nonvolatile semiconductor memory device according to an embodiment.
- the plan view of such a nonvolatile semiconductor memory device according to the embodiment is almost the same as the one shown in FIG. 6.
- FIG. 1 (A) is a cross section along the line A-A of FIG. 6, and ( 3 ) is a cross section along the line C-C of FIG. 6.
- the nonvolatile semiconductor memory device includes a semiconductor substrate 1 .
- first and second trenches 2 a and 2 b are provided which extend in parallel with each other in the direction of bit lines.
- An oxide film 24 for trench isolation is filled in first and second trenches 2 a and 2 b .
- a floating gate 4 is provided on semiconductor substrate 1 and between first and second trenches 2 a and 2 b.
- a sidewall spacer 25 is provided on a sidewall surface, extending in the bit line direction, of floating gate 4 .
- Sidewall spacer 25 is provided on sidewall surfaces, extending in the bit line direction, on both sides of floating gate 4 .
- Sidewall spacer 25 is formed of polysilicon implanted with an n type impurity. Sidewall spacer 25 increases in thickness from top to bottom.
- a sidewall surface, extending in the bit line direction, of floating gate 4 is coplanar with a sidewall surface of trenches 2 a and 2 b .
- Oxide film 24 for trench isolation is formed of a CVD insulation film of which material is TEOS.
- an ONO film 5 serving as an inter poly-insulation film is formed on semiconductor substrate 1 .
- a control gate 6 covers floating gate 4 and sidewall spacer 25 with ONO film 5 therebetween. Since other formation is similar to that of the conventional device shown in FIG. 7, the same or corresponding parts are denoted by the same reference characters and their description will not be repeated.
- conductive sidewall spacers 25 are provided on the sidewalls of floating gate 4 , and angular portions at an upper surface of the conductor formed by sidewall spacer 25 and floating gate 4 are rounded. Accordingly electric field concentration is not caused on inter poly-insulation film 5 between floating gate 4 and control gate 6 . Further, the area in which floating gate 4 and control gate 6 are in contact with each other with inter poly-insulation film 25 therebetween increases, improving the memory cell coupling ratio.
- Steps similar to the conventional steps shown in FIGS. 9 and 10 are carried out first.
- a resist pattern 9 and a CVD oxide film 8 are removed.
- oxide film 24 for trench isolation is then filled in trench 2 .
- polysilicon 26 doped with an n type impurity such as phosphorus is deposited on semiconductor substrate 1 .
- polysilicon 26 is subjected to isotropic etching.
- sidewall spacers 25 are formed on the sidewalls of floating gate 4 .
- steps similar to the ONO film formation step shown in FIG. 11 and the conventional steps shown in FIGS. 12 to 17 are carried out to complete a nonvolatile semiconductor memory device. The effects will be described in the following.
- FIG. 4 is a cross section along the line A-A of FIG. 6, showing a main part of the obtained semiconductor device.
- FIG. 5 is a cross section along the line B-B of FIG. 6, showing a main part of the obtained semiconductor device.
- the sidewall surfaces of trench 2 are not exposed even if insulation film 24 for trench isolation is etched, and therefore isolation characteristics are maintained. Further, the planarity of the conductor formed of floating gate 4 and sidewall spacers 25 is improved during word film formation, with reference to FIG. 4. Accordingly, word lines can be patterned easily.
- the nonvolatile semiconductor memory device of the present invention As described above, according to the nonvolatile semiconductor memory device of the present invention, the area in which a floating gate and a control gate are in contact with each other increases. Accordingly, a nonvolatile semiconductor memory device with an improved memory cell coupling ratio is obtained.
- the surface shape of the floating gate is smooth, and therefore electric field concentration on an inter poly-insulation film is suppressed.
- a trench inner wall surface is not exposed even if an insulation film for trench isolation is etched. Accordingly, isolation characteristics can be maintained.
- the planarity of a floating gate is improved during word line formation, and therefore word lines can be patterned easily.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention generally relates to nonvolatile semiconductor memory devices and more particularly to a nonvolatile semiconductor memory device using trench isolation. The present invention also relates to a method of manufacturing such a nonvolatile semiconductor memory device.
- 2. Description of the Background Art
- FIG. 6 is a plan view of a conventional nonvolatile semiconductor memory device using trench isolation. FIG. 7 shows a cross section (A) along the line A-A of FIG. 6, and a cross section (B) along the line C-C of FIG. 6.
- Referring to these figures, the conventional nonvolatile semiconductor memory device includes a
semiconductor substrate 1. In a main surface ofsemiconductor substrate 1, alinear trench 2 for trench isolation is formed in the direction Y of bit lines. Aninsulation film 24 for trench isolation is filled intrench 2.Trench 2 andinsulation film 24 filled therein constitute a trench isolation region. On both sides oftrench 2, afloating gate 4 is provided onsemiconductor substrate 1 with atunnel oxide film 3 therebetween. Onfloating gate 4, acontrol gate 6 is provided with an inter poly-insulation film 5 therebetween. - Referring next to FIG. 8, the operation of the nonvolatile semiconductor memory device will be described.
- Here, the Fowler-Nordheim tunnel current writing method at a memory drain edge and the Fowler-Nordheim tunnel current erasing method on the entire channel surface, which are common to DINOR type flash memories, will be described.
- Whether information is stored or not is determined by the charged and discharged states of a floating gate. When a floating gate is injected with electrons and negatively charged, Vth becomes higher with respect to the potential of a control gate thereon (erased state). When the floating gate is not negatively charged, however, Vth is low (written state). By applying, to the control gate, an intermediate voltage between Vth in the erased state and Vth in the written state, stored contents can be read through a memory cell transistor.
- Writing can be performed on a basis of a bit by selecting a sub bit line (drain interconnection) and a word line (gate interconnection). Since an erase voltage can be applied on a basis of a word line (gate interconnection), erasing can be performed on a basis of a sector.
- Since a floating gate electrode is covered by a high quality insulation film, injected electrons remain in the electrode unless erased. Accordingly, stored contents are maintained even if the power supply is turned off.
- A conventional method of manufacturing the nonvolatile semiconductor memory device using trench isolation will be described in the following with reference to the figures.
- In the figures described hereinafter, cross sections on the left side correspond to the cross section along the line A-A of FIG. 6, and those on the right side correspond to the cross section along the line C-C.
- Referring to FIG. 9, a surface of semiconductor substrate (silicon substrate)1 is oxidized to form
tunnel insulation film 3 which is approximately 100 nm in film thickness. Ontunnel insulation film 3, apolysilicon film 7 or amorphous silicon film (approximately 200 nm) doped with an n type impurity such as phosphorus, and a CVD oxide film 8 (approximately 100 nm) are successively deposited. - Referring to FIG. 10, a
resist pattern 9 is formed by photo lithography, which has openings in portions in which first and second trenches extending in parallel with each other in the bit line direction are to be formed. Referring to FIGS. 9 and 10,resist pattern 9 is used for patterning in the bit line direction,oxide film 8,polysilicon film 7 andtunnel oxide film 3 are etched in this order, andtrench 2 which is approximately 500 nm in depth is formed in the surface ofsemiconductor substrate 1. Thus,trench 2 is formed in a self-alignment manner with an uncompletedfloating gate 4. Then,resist pattern 9 andoxide film 8 are removed. - Referring to FIGS. 10 and 11, a
CVD insulation film 24 such as tetraethoxysilane (TEOS) is filled intrench 2.CVD insulation film 24 is etched to the surface ofsemiconductor substrate 1 such as by chemical mechanical polishing (CMP) to form uncompletedfloating gate 4 which extends in the bit line direction. Then, an ONO film (thin laminate film formed of a CVD oxide film of approximately 5 nm/a CVD nitride film of approximately 5 nm/a CVD oxide film of approximately 5 nm) 5 is formed to cover floatinggate 4. - Referring to FIG. 12, polysilicon13 (approximately 50 nm) doped with an n type impurity such as phosphorus, a refractory metal silicide 14 (approximately 50 nm) such as WSi, and a CVD oxide film 15 (approximately 100 nm) such as TEOS are successively deposited. On
CVD oxide film 15, aresist pattern 16 for forming a control gate is formed. - Referring to FIGS. 12 and 13, CVD
oxide film 15,refractory metal silicide 14,polysilicon 13, ONOfilm 5, and uncompletedfloating gate 4 are etched in this order to completefloating gate 4 andcontrol gate 6. - Referring to FIG. 14, a portion other than a region to be a drain region is masked by a
resist pattern 17 and subjected to ion implantation to form adrain region 18. - Referring to FIGS. 15 and 16, a portion other than a region to be a source region is masked and subjected to ion implantation to form a
source region 19. - Referring to FIG. 17, a
bit line 20 is formed, first andsecond Al interconnections interlayer insulation films glass coating 23 is formed. Thus, a memory cell transistor is completed. - Since the conventional method of manufacturing the nonvolatile semiconductor memory device is as described above, problems occur as described below.
- In FIG. 18, (A) and (B) are cross sections along the lines A-A and B-B of FIG. 6 in the step of FIG. 13 (a bit line contact is omitted herein).
- Referring to FIGS. 18 and 13, when the trench formed in a self-alignment manner with
floating gate 4 is used for isolation, problems occur in etching control gate (memory gate) 6 and also etching uncompletedfloating gate 4. That is, in the cross section along the line B-B shown in (B) of FIG. 18,oxide film 24 for trench isolation intrench 2 may be etched, causing a side surface ofsemiconductor substrate 1, that is, a side surface of trench 2 (aportion 50 indicated by a circle in the figure) to be exposed. As described above, exposure of the side surface ofsemiconductor substrate 1 prevents isolation characteristics to be maintained sufficiently. - Referring to (A) of FIG. 18, there is also a problem of electric field concentration on inter poly-
insulation film 5 betweenfloating gate 4 andcontrol gate 6 because an upper end of floating gate 4 (portion 51 indicated by a circle in the figure) is angular and sharp. - The present invention was made to solve the problems as described above, and its object is to provide an improved nonvolatile semiconductor memory device so as to be able to maintain isolation characteristics sufficiently.
- Another object of the present invention is to provide an improved nonvolatile semiconductor memory device so as not to concentrate electric fields on an inter poly-insulation film between a floating gate and a control gate.
- Further object of the present invention is to provide a method of manufacturing an improved nonvolatile semiconductor memory device so as to be able to maintain isolation characteristics.
- Still another object of the present invention is to provide a method of manufacturing an improved nonvolatile semiconductor memory device so as not to concentrate electric fields on an inter poly-insulation film between a floating gate and a control gate.
- A nonvolatile semiconductor memory device according to a first aspect of the present invention includes a semiconductor substrate. In a surface of the semiconductor substrate, first and second trenches, which extend in parallel with each other in a bit line direction, are provided. An oxide film for trench isolation is filled in the first and second trenches. Between the first and second trenches, a floating gate is provided on the semiconductor substrate. A sidewall spacer is provided on a sidewall surface, extending in the bit line direction, of the floating gate.
- According to the present invention, the sidewall spacer is provided on the sidewall surface, extending in the bit line direction, of the floating gate, and therefore an angular portion of the floating gate is rounded, preventing concentration of electric fields on an inter poly-insulation film.
- According to the nonvolatile semiconductor memory device in a second aspect of the present invention, the sidewall spacer is provided on sidewall surfaces, extending in the bit line direction, on both sides of the floating gate.
- According to the nonvolatile semiconductor memory device in a third aspect of the present invention, the sidewall spacer is formed of polysilicon.
- According to the nonvolatile semiconductor memory device in a fourth aspect of the present invention, an n type impurity is implanted in the polysilicon.
- According to the nonvolatile semiconductor memory device in a fifth aspect of the present invention, the sidewall spacer increases in thickness from top to bottom.
- According to the nonvolatile semiconductor memory device in a sixth aspect of the present invention, the sidewall surface, extending in the bit line direction, of the floating gate is coplanar with a sidewall surface of the trench.
- According to the nonvolatile semiconductor memory device in a seventh aspect of the present invention, the oxide film for trench isolation is formed of a CVD insulation film of which material is TEOS.
- In a method of manufacturing a nonvolatile semiconductor memory device according to an eighth aspect of the present invention, a tunnel insulation film and a first conductive layer are first successively formed on a semiconductor substrate. The first conductive layer and the tunnel insulation film are patterned in a bit line direction to form an uncompleted floating gate extending in the bit line direction and to form a trench in a surface of the semiconductor substrate in a self-alignment manner with the uncompleted floating gate. An insulation film for trench isolation is filled in the trench. A sidewall spacer is formed on a sidewall of the floating gate. On the semiconductor substrate, an insulation film and a second conductive layer are successively formed to cover the uncompleted floating gate. The second conductive layer, the insulation film and the uncompleted floating gate are patterned in a word line direction to form a completed floating gate and a control gate.
- According to the present invention, the sidewall spacer is formed on the sidewall of the floating gate. Accordingly, a trench sidewall is not exposed even if the isolation insulation film in the trench is etched in etching the control gate (memory gate) and the uncompleted floating gate. As a result, a nonvolatile semiconductor memory device with isolation characteristics maintained is obtained.
- According to the method of manufacturing a nonvolatile semiconductor memory device in a ninth aspect of the present invention, the sidewall spacer is formed of polysilicon.
- In the method of manufacturing a nonvolatile semiconductor memory device in a tenth aspect of the present invention, the step of forming the sidewall spacer includes forming a polysilicon layer on the semiconductor substrate to cover the uncompleted floating gate, and carrying out isotropic etching of the polysilicon layer.
- According to the method of manufacturing a nonvolatile semiconductor memory device in an eleventh aspect of the present invention, the insulation film is formed of a thin laminate film of an oxide film, a nitride film and an oxide film.
- In the method of manufacturing a nonvolatile semiconductor memory device according to a twelfth aspect of the present invention, the insulation film for trench isolation is formed of a CVD oxide film of which material is TEOS.
- In the method of manufacturing a nonvolatile semiconductor memory device according to a thirteenth aspect of the present invention, the first conductive layer is formed of a polysilicon layer or an amorphous silicon layer.
- In the method of manufacturing a nonvolatile semiconductor memory device according to a fourteenth aspect of the present invention, the second conductive layer is formed of polysilicon.
- The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
- FIG. 1 shows a cross section (A) along the line A-A and a cross section (B) along the line C-C of FIG. 6 described below, of a nonvolatile semiconductor memory device according to an embodiment.
- FIGS. 2 and 3 are cross sections of a semiconductor device in the first and second steps of a method of manufacturing a nonvolatile semiconductor memory device according to the embodiment.
- FIG. 4 is a cross section for describing the effects of the nonvolatile semiconductor memory device according to the embodiment.
- FIG. 5 is a cross section for describing the effects of the method of manufacturing a nonvolatile semiconductor memory device according to the embodiment.
- FIG. 6 is a plan view of the nonvolatile semiconductor memory device according to the embodiment or a conventional nonvolatile semiconductor memory device.
- FIG. 7 shows a cross section (A) along the line A-A and a cross section (B) along the line C-C of the conventional nonvolatile semiconductor memory device.
- FIG. 8 is a diagram for describing the operation of the conventional nonvolatile semiconductor memory device.
- FIGS.9 to 17 are cross sections of a semiconductor device in the first to ninth steps of a conventional method of manufacturing a nonvolatile semiconductor memory device.
- FIG. 18 shows a cross section (A) along the line A-A and a cross section (B) along the line B-B of FIG. 6, showing problems with the conventional method of manufacturing a nonvolatile semiconductor memory device.
- An embodiment of the present invention will be described in the following with reference to the figures.
- FIG. 1 is a cross section of a main part of a nonvolatile semiconductor memory device according to an embodiment. The plan view of such a nonvolatile semiconductor memory device according to the embodiment is almost the same as the one shown in FIG. 6.
- In FIG. 1, (A) is a cross section along the line A-A of FIG. 6, and (3) is a cross section along the line C-C of FIG. 6.
- Referring to these figures, the nonvolatile semiconductor memory device according to the embodiment includes a
semiconductor substrate 1. In a surface ofsemiconductor substrate 1, first andsecond trenches oxide film 24 for trench isolation is filled in first andsecond trenches gate 4 is provided onsemiconductor substrate 1 and between first andsecond trenches - A
sidewall spacer 25 is provided on a sidewall surface, extending in the bit line direction, of floatinggate 4.Sidewall spacer 25 is provided on sidewall surfaces, extending in the bit line direction, on both sides of floatinggate 4.Sidewall spacer 25 is formed of polysilicon implanted with an n type impurity.Sidewall spacer 25 increases in thickness from top to bottom. A sidewall surface, extending in the bit line direction, of floatinggate 4, is coplanar with a sidewall surface oftrenches Oxide film 24 for trench isolation is formed of a CVD insulation film of which material is TEOS. - To cover
sidewall spacer 25 and floatinggate 4, anONO film 5 serving as an inter poly-insulation film is formed onsemiconductor substrate 1. Acontrol gate 6covers floating gate 4 andsidewall spacer 25 withONO film 5 therebetween. Since other formation is similar to that of the conventional device shown in FIG. 7, the same or corresponding parts are denoted by the same reference characters and their description will not be repeated. - According to the nonvolatile semiconductor memory device in the embodiment,
conductive sidewall spacers 25 are provided on the sidewalls of floatinggate 4, and angular portions at an upper surface of the conductor formed bysidewall spacer 25 and floatinggate 4 are rounded. Accordingly electric field concentration is not caused on inter poly-insulation film 5 between floatinggate 4 and controlgate 6. Further, the area in which floatinggate 4 and controlgate 6 are in contact with each other with inter poly-insulation film 25 therebetween increases, improving the memory cell coupling ratio. - A method of manufacturing the nonvolatile semiconductor memory device according to the embodiment will be described in the following.
- Steps similar to the conventional steps shown in FIGS. 9 and 10 are carried out first. A resist
pattern 9 and aCVD oxide film 8 are removed. - Referring to FIG. 2,
oxide film 24 for trench isolation is then filled intrench 2. Thereafter,polysilicon 26 doped with an n type impurity such as phosphorus is deposited onsemiconductor substrate 1. - Referring to FIGS. 2 and 3,
polysilicon 26 is subjected to isotropic etching. Thus,sidewall spacers 25 are formed on the sidewalls of floatinggate 4. Then, steps similar to the ONO film formation step shown in FIG. 11 and the conventional steps shown in FIGS. 12 to 17 are carried out to complete a nonvolatile semiconductor memory device. The effects will be described in the following. - FIG. 4 is a cross section along the line A-A of FIG. 6, showing a main part of the obtained semiconductor device. FIG. 5 is a cross section along the line B-B of FIG. 6, showing a main part of the obtained semiconductor device.
- According to the embodiment of the present invention, the sidewall surfaces of
trench 2 are not exposed even ifinsulation film 24 for trench isolation is etched, and therefore isolation characteristics are maintained. Further, the planarity of the conductor formed of floatinggate 4 andsidewall spacers 25 is improved during word film formation, with reference to FIG. 4. Accordingly, word lines can be patterned easily. - As described above, according to the nonvolatile semiconductor memory device of the present invention, the area in which a floating gate and a control gate are in contact with each other increases. Accordingly, a nonvolatile semiconductor memory device with an improved memory cell coupling ratio is obtained.
- According to the nonvolatile semiconductor memory device of the present invention, the surface shape of the floating gate is smooth, and therefore electric field concentration on an inter poly-insulation film is suppressed.
- According to the method of manufacturing a nonvolatile semiconductor memory device of the present invention, a trench inner wall surface is not exposed even if an insulation film for trench isolation is etched. Accordingly, isolation characteristics can be maintained.
- According to the method of manufacturing a nonvolatile semiconductor memory device of the present invention, the planarity of a floating gate is improved during word line formation, and therefore word lines can be patterned easily.
- Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11-001806 | 1999-01-07 | ||
JP11001806A JP2000200841A (en) | 1999-01-07 | 1999-01-07 | Non-volatile semiconductor device and manufacture thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020096704A1 true US20020096704A1 (en) | 2002-07-25 |
US6441426B1 US6441426B1 (en) | 2002-08-27 |
Family
ID=11511829
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/333,687 Expired - Fee Related US6441426B1 (en) | 1999-01-07 | 1999-06-16 | Nonvolatile semiconductor memory device and method of manufacturing the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US6441426B1 (en) |
JP (1) | JP2000200841A (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010000112A1 (en) * | 1999-07-06 | 2001-04-05 | Taiwan Semiconductor Manufacturing Company | Step-shaped floating poly-si gate to improve gate coupling ratio for flash memory application |
US6552386B1 (en) * | 2002-09-30 | 2003-04-22 | Silicon-Based Technology Corp. | Scalable split-gate flash memory cell structure and its contactless flash memory arrays |
US20050012172A1 (en) * | 2000-10-25 | 2005-01-20 | Kohji Kanamori | Semiconductor device and its manufacturing method |
US20050072999A1 (en) * | 2003-10-06 | 2005-04-07 | George Matamis | Bitline direction shielding to avoid cross coupling between adjacent cells for NAND flash memory |
US20050139908A1 (en) * | 2003-01-29 | 2005-06-30 | Renesas Technology Corp. | Semiconductor device |
US20060108648A1 (en) * | 2004-11-23 | 2006-05-25 | Yuan Jack H | Memory with self-aligned trenches for narrow gap isolation regions |
US7381615B2 (en) | 2004-11-23 | 2008-06-03 | Sandisk Corporation | Methods for self-aligned trench filling with grown dielectric for high coupling ratio in semiconductor devices |
US20080157169A1 (en) * | 2006-12-28 | 2008-07-03 | Yuan Jack H | Shield plates for reduced field coupling in nonvolatile memory |
US20080160680A1 (en) * | 2006-12-28 | 2008-07-03 | Yuan Jack H | Methods of fabricating shield plates for reduced field coupling in nonvolatile memory |
US9082654B2 (en) | 2013-05-30 | 2015-07-14 | Rohm Co., Ltd. | Method of manufacturing non-volatile memory cell with simplified step of forming floating gate |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002064157A (en) * | 2000-06-09 | 2002-02-28 | Toshiba Corp | Semiconductor memory integrated circuit and its manufacturing method |
KR100442090B1 (en) * | 2002-03-28 | 2004-07-27 | 삼성전자주식회사 | Non-volatile memory cells having a split gate structure and methods of fabricating the same |
US6806165B1 (en) * | 2002-04-09 | 2004-10-19 | Advanced Micro Devices, Inc. | Isolation trench fill process |
KR100621621B1 (en) | 2003-12-19 | 2006-09-13 | 삼성전자주식회사 | Nonvolatile Memory Device Having Self-Aligned Gate Conductive Layer And Method Of Fabricating The Same |
JP5161495B2 (en) * | 2006-07-19 | 2013-03-13 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US7906804B2 (en) | 2006-07-19 | 2011-03-15 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP2008140913A (en) * | 2006-11-30 | 2008-06-19 | Toshiba Corp | Semiconductor device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4807013A (en) * | 1984-10-17 | 1989-02-21 | American Telephone And Telegraph Company At&T Bell Laboratories | Polysilicon fillet |
US5740105A (en) * | 1994-05-27 | 1998-04-14 | Texas Instruments Incorporated | Memory cell array with LOCOS free isolation |
JP2910673B2 (en) * | 1996-05-24 | 1999-06-23 | 日本電気株式会社 | Nonvolatile semiconductor memory device and method of manufacturing the same |
JPH1012750A (en) | 1996-06-24 | 1998-01-16 | Hitachi Ltd | Manufacturing nonvolatile semiconductor memory device |
US6153469A (en) * | 1998-07-13 | 2000-11-28 | Samsung Electronics, Co., Ltd. | Method of fabricating cell of flash memory device |
-
1999
- 1999-01-07 JP JP11001806A patent/JP2000200841A/en not_active Withdrawn
- 1999-06-16 US US09/333,687 patent/US6441426B1/en not_active Expired - Fee Related
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010000112A1 (en) * | 1999-07-06 | 2001-04-05 | Taiwan Semiconductor Manufacturing Company | Step-shaped floating poly-si gate to improve gate coupling ratio for flash memory application |
US6838725B2 (en) * | 1999-07-06 | 2005-01-04 | Taiwan Semiconductor Manufacturing Company | Step-shaped floating poly-si gate to improve a gate coupling ratio for flash memory application |
US20050012172A1 (en) * | 2000-10-25 | 2005-01-20 | Kohji Kanamori | Semiconductor device and its manufacturing method |
US7439602B2 (en) * | 2000-10-25 | 2008-10-21 | Nec Electronics Corporation | Semiconductor device and its manufacturing method |
US6552386B1 (en) * | 2002-09-30 | 2003-04-22 | Silicon-Based Technology Corp. | Scalable split-gate flash memory cell structure and its contactless flash memory arrays |
US20070023819A1 (en) * | 2003-01-29 | 2007-02-01 | Renesas Technology Corp. | Semiconductor device |
US20050139908A1 (en) * | 2003-01-29 | 2005-06-30 | Renesas Technology Corp. | Semiconductor device |
US20050275063A1 (en) * | 2003-01-29 | 2005-12-15 | Renesas Technology Corp. | Semiconductor device |
US7355242B2 (en) | 2003-01-29 | 2008-04-08 | Renesas Technology Corp. | Semiconductor device |
US7115940B2 (en) | 2003-01-29 | 2006-10-03 | Renesas Technology Corp. | Semiconductor device |
US20050072999A1 (en) * | 2003-10-06 | 2005-04-07 | George Matamis | Bitline direction shielding to avoid cross coupling between adjacent cells for NAND flash memory |
US7221008B2 (en) * | 2003-10-06 | 2007-05-22 | Sandisk Corporation | Bitline direction shielding to avoid cross coupling between adjacent cells for NAND flash memory |
US20060108647A1 (en) * | 2004-11-23 | 2006-05-25 | Yuan Jack H | Self-aligned trench filling for narrow gap isolation regions |
US7381615B2 (en) | 2004-11-23 | 2008-06-03 | Sandisk Corporation | Methods for self-aligned trench filling with grown dielectric for high coupling ratio in semiconductor devices |
US7402886B2 (en) | 2004-11-23 | 2008-07-22 | Sandisk Corporation | Memory with self-aligned trenches for narrow gap isolation regions |
US7416956B2 (en) | 2004-11-23 | 2008-08-26 | Sandisk Corporation | Self-aligned trench filling for narrow gap isolation regions |
US20060108648A1 (en) * | 2004-11-23 | 2006-05-25 | Yuan Jack H | Memory with self-aligned trenches for narrow gap isolation regions |
US7615820B2 (en) | 2004-11-23 | 2009-11-10 | Sandisk Corporation | Self-aligned trenches with grown dielectric for high coupling ratio in semiconductor devices |
US20080157169A1 (en) * | 2006-12-28 | 2008-07-03 | Yuan Jack H | Shield plates for reduced field coupling in nonvolatile memory |
US20080160680A1 (en) * | 2006-12-28 | 2008-07-03 | Yuan Jack H | Methods of fabricating shield plates for reduced field coupling in nonvolatile memory |
US9082654B2 (en) | 2013-05-30 | 2015-07-14 | Rohm Co., Ltd. | Method of manufacturing non-volatile memory cell with simplified step of forming floating gate |
US9425203B2 (en) | 2013-05-30 | 2016-08-23 | Rohm Co., Ltd. | Non-volatile memory cell in semiconductor device |
US10622443B2 (en) | 2013-05-30 | 2020-04-14 | Rohm Co., Ltd. | Semiconductor device with different material layers in element separation portion trench and method for manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JP2000200841A (en) | 2000-07-18 |
US6441426B1 (en) | 2002-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7592665B2 (en) | Non-volatile memory devices having floating gates | |
US6097056A (en) | Field effect transistor having a floating gate | |
JP2566716B2 (en) | Trench type EEPROM | |
US6441426B1 (en) | Nonvolatile semiconductor memory device and method of manufacturing the same | |
US6903408B2 (en) | Flash memory cell with high programming efficiency by coupling from floating gate to sidewall | |
US7002200B2 (en) | Self-aligned structure with unique erasing gate in split gate flash | |
US20060141706A1 (en) | Methods of forming non-volatile semiconductor memory devices using prominences and trenches, and devices so formed | |
US20070047304A1 (en) | Non-volatile semiconductor memory device and method of manufacturing the same | |
US6809966B2 (en) | Non-volatile semiconductor memory device and fabricating method thereof | |
US7951670B2 (en) | Flash memory cell with split gate structure and method for forming the same | |
JP2008503080A (en) | Nonvolatile memory having erase gate on isolation region | |
KR20060093914A (en) | Split type flash memory device having self aligned control gate and method for manufacturing the same | |
US20030155599A1 (en) | Twin-cell flash memory structure and method | |
US6413818B1 (en) | Method for forming a contoured floating gate cell | |
US6060358A (en) | Damascene NVRAM cell and method of manufacture | |
US20050247973A1 (en) | Nonvolatile memory device and method for fabricating the same | |
KR20050038752A (en) | Method for manufacturing non-volatile memory device | |
US6555870B1 (en) | Nonvolatile semiconductor memory device and method for producing same | |
US6867097B1 (en) | Method of making a memory cell with polished insulator layer | |
JP2005530336A (en) | Flash memory cell and manufacturing method thereof | |
US6025626A (en) | Nonvolatile memory cell | |
US20040183124A1 (en) | Flash memory device with selective gate within a substrate and method of fabricating the same | |
US11854823B2 (en) | Integrated circuit device | |
US20050032308A1 (en) | Multi-bit vertical memory cell and method of fabricating the same | |
US6242773B1 (en) | Self-aligning poly 1 ono dielectric for non-volatile memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FUKUMOTO, ATSUSHI;AJIKA, NATSUO;REEL/FRAME:010039/0699 Effective date: 19990521 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITSUBISHI DENKI KABUSHIKI KAISHA;REEL/FRAME:025980/0219 Effective date: 20110307 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140827 |