US20020090802A1 - Safe arsenic gas phase doping - Google Patents
Safe arsenic gas phase doping Download PDFInfo
- Publication number
- US20020090802A1 US20020090802A1 US09/758,330 US75833001A US2002090802A1 US 20020090802 A1 US20020090802 A1 US 20020090802A1 US 75833001 A US75833001 A US 75833001A US 2002090802 A1 US2002090802 A1 US 2002090802A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- arsenic
- film
- source gas
- exposing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910052785 arsenic Inorganic materials 0.000 title claims abstract description 81
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 title claims abstract description 81
- 239000000758 substrate Substances 0.000 claims abstract description 109
- 238000000034 method Methods 0.000 claims abstract description 66
- 239000004065 semiconductor Substances 0.000 claims abstract description 35
- 239000000565 sealant Substances 0.000 claims abstract description 28
- 238000006243 chemical reaction Methods 0.000 claims abstract description 22
- 238000005229 chemical vapour deposition Methods 0.000 claims abstract description 18
- 238000001816 cooling Methods 0.000 claims abstract description 13
- 238000005247 gettering Methods 0.000 claims abstract description 13
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 claims abstract description 10
- 239000007789 gas Substances 0.000 claims description 107
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 27
- 239000010703 silicon Substances 0.000 claims description 19
- 229910052710 silicon Inorganic materials 0.000 claims description 18
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 17
- 230000001590 oxidative effect Effects 0.000 claims description 16
- 238000010926 purge Methods 0.000 claims description 14
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 13
- 239000001301 oxygen Substances 0.000 claims description 11
- 229910052760 oxygen Inorganic materials 0.000 claims description 11
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 10
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 10
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 10
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 10
- 238000000151 deposition Methods 0.000 claims description 9
- 229910052757 nitrogen Inorganic materials 0.000 claims description 8
- 229910021529 ammonia Inorganic materials 0.000 claims description 4
- 229910052736 halogen Inorganic materials 0.000 claims description 3
- 150000002367 halogens Chemical class 0.000 claims description 3
- 238000010438 heat treatment Methods 0.000 claims description 3
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 claims description 2
- 230000003647 oxidation Effects 0.000 abstract description 6
- 238000007254 oxidation reaction Methods 0.000 abstract description 6
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 8
- 235000012431 wafers Nutrition 0.000 description 8
- 230000008021 deposition Effects 0.000 description 5
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 5
- OAKJQQAXSVQMHS-UHFFFAOYSA-N Hydrazine Chemical compound NN OAKJQQAXSVQMHS-UHFFFAOYSA-N 0.000 description 4
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical compound O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 4
- 239000001272 nitrous oxide Substances 0.000 description 4
- 238000007789 sealing Methods 0.000 description 4
- 231100000331 toxic Toxicity 0.000 description 4
- 230000002588 toxic effect Effects 0.000 description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 3
- 229910000070 arsenic hydride Inorganic materials 0.000 description 3
- 239000012159 carrier gas Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- -1 oxygen radicals Chemical class 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910000413 arsenic oxide Inorganic materials 0.000 description 2
- OEYOHULQRFXULB-UHFFFAOYSA-N arsenic trichloride Chemical compound Cl[As](Cl)Cl OEYOHULQRFXULB-UHFFFAOYSA-N 0.000 description 2
- 229960002594 arsenic trioxide Drugs 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- KTTMEOWBIWLMSE-UHFFFAOYSA-N diarsenic trioxide Chemical compound O1[As](O2)O[As]3O[As]1O[As]2O3 KTTMEOWBIWLMSE-UHFFFAOYSA-N 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 229910003910 SiCl4 Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 150000001495 arsenic compounds Chemical class 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229940093920 gynecological arsenic compound Drugs 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003446 memory effect Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 150000002831 nitrogen free-radicals Chemical class 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000007788 roughening Methods 0.000 description 1
- 238000005204 segregation Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 231100000925 very toxic Toxicity 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/4401—Means for minimising impurities, e.g. dust, moisture or residual gas, in the reaction chamber
- C23C16/4408—Means for minimising impurities, e.g. dust, moisture or residual gas, in the reaction chamber by purging residual gases from the reaction chamber or gas lines
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0209—Pretreatment of the material to be coated by heating
- C23C16/0218—Pretreatment of the material to be coated by heating in a reactive atmosphere
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B31/00—Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor
- C30B31/06—Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor by contacting with diffusion material in the gaseous state
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
Definitions
- the present invention relates generally to the field of semiconductor processing and, more particularly, to arsenic gas phase doping for integrated circuit fabrication.
- Arsenic and phosphorus are both used as N—type dopants in semiconductor structures, such as silicon wafers.
- arsenic is particularly desirable due to the larger size of the arsenic atom and its consequently lower diffusivity as compared to phosphorus.
- One disadvantage of arsenic is that it is very toxic in both its metallic state and its oxide.
- One manner of reducing the risk of toxic leakage is to unload substrates at such a low temperature that outgasing is insignificant when opening the system. This may mean reducing the temperature from the doping temperature (around 900° C.) to within the range of 300° C. to 500° C. Unfortunately, it takes a lot of time and energy to cycle a hot wall furnace every run through such large temperature differences. Hot wall batch furnaces are generally preferred for superior throughput for gas phase doping systems, but cycling through such temperature swings would greatly reduce the throughput of such systems.
- U.S. Pat. No. 5,324,684 to Kermani et al. describes the use of a cold wall radiantly heated reactor for gas phase doping processes.
- Cold wall reactors can be cycled through temperature differences much more quickly.
- the disadvantage of a cold wall system is that reactive gases adsorbed on the cold wall of the system are not easily purged away.
- a “memory effect” from residual gases or residues thus creates a safety risk when the system is opened for wafer transfer.
- the wafers are inserted in an adjacent processing system for a subsequent treatment at elevated temperatures, there is again the risk of outgasing.
- a method for gas phase doping a semiconductor with arsenic.
- the method includes exposing the semiconductor to a non-oxidizing, arsenic source gas within a reaction chamber. Thereafter, prior to opening the reaction chamber, a sealant layer is formed over the semiconductor structure. The sealant layer inhibits outdiffusion of arsenic when the substrate carrying the semiconductor structure is unloaded from the chamber, even at relatively high temperatures.
- the sealant layer can be formed by oxidation, nitridation or chemical vapor deposition. Forming the sealant layer can be conducted prior to, during or after cooling the substrate to an unloading temperature. Preferably, a gettering step is conducted after gas phase doping and prior to forming the sealant layer, such as by exposing the substrate to HCl vapor.
- FIG. 1 illustrates a process of arsenic gas phase doping according to the prior art
- FIG. 2 illustrates a process of arsenic gas phase doping according to a first embodiment of the present invention
- FIG. 3 illustrates a process of arsenic gas phase doping according to a second embodiment of the present invention
- FIG. 4 illustrates a process of arsenic gas phase doping according to a third embodiment of the present invention.
- FIG. 5 illustrates a process of arsenic gas phase doping, in accordance with any of the embodiments of FIGS. 2 - 4 , with an additional gettering step.
- FIG. 1 An arsenic gas phase doping process according to the prior art is illustrated in FIG. 1. Initially a substrate, including or forming a semiconductor structure, is loaded 10 into a reaction chamber. In the preferred embodiments, multiple substrates are simultaneously loaded into a batch furnace. The substrate or substrates are then heated 20 to a gas phase doping temperature. At the elevated temperature, the substrate is exposed 30 for a selected period of time to an arsenic source gas to supply arsenic to the surface of the substrate. The arsenic source gas concentration, substrate temperature and time of exposure are selected to diffuse the desired concentration of arsenic into the substrate directly from the gas phase.
- the supply of the arsenic source gas is then stopped 40 and all traces of arsenic source gas are removed from the walls of the reaction chamber, from the substrate surface and from the gas phase the reactor chamber. Removal is preferably conducted by purging 50 with an inert gas, as shown.
- the substrate is then cooled 60 to an unloading temperature, upon which the substrate is unloaded 70 from the reaction chamber. It will be understood that the purging 50 of the reaction chamber can continue during cool-down of the substrate from the gas phase doping temperature to the unloading temperature.
- the preferred embodiments employ a non-oxidizing gaseous source of arsenic, particularly arsine (AsH 3 ) and optional carrier gas.
- a non-oxidizing gaseous source of arsenic particularly arsine (AsH 3 ) and optional carrier gas.
- arsenic arsine
- optional carrier gas optional carrier gas.
- no oxide film forms on the substrate.
- Such an oxide film would disadvantageously provide a barrier to diffusion of arsenic into the substrate.
- arsenic oxide will also be formed.
- arsenic oxide is rather volatile, and will leave little or no toxic residues within the reaction chamber, such residues can form in the exhaust system and thereby cause a safety hazard.
- the preferred embodiments of the present embodiment essentially employ the gas phase doping process of FIG. 1.
- the substrate is also exposed 100 to a film-forming gas.
- This exposure 100 forms a film on the surface of the substrate that preferably seals the surface of the substrate to prevent outdiffusion of arsenic from the substrate.
- the exposure 100 of the substrate to the film forming gas can take place before cool-down 60 (see FIG. 2), after cool-down 60 (see FIG. 3), or during cool-down 60 (see FIG. 4) of the semiconductor substrate.
- the arsenic gas phase doping process is performed at low pressure, in a low-pressure reactor.
- a low pressure reactor is that it is easier to confine the arsenic containing material within the reaction chamber because it is sealed in a vacuum tight way during processing.
- the arsenic gas phase doping is conducted in a hot wall batch reactor or furnace.
- RTP rapid thermal processing
- Examples 1 and 2 relate to converting a top portion of the substrate by thermal reaction into a sealant layer after arsenic gas phase doping. Growth of the sealant layer is preferably conducted at relatively high temperatures, in accordance with the sequences of FIGS. 2 or 4 .
- Examples 3 and 4 relate to depositing a sealant layer by chemical vapor deposition (CVD) after arsenic gas phase doping. Deposition of the sealant layer is preferably conducted at a relatively low temperature, in accordance with the sequences of FIGS. 3 or 4 .
- Example 5 relates to a gettering process after arsenic gas phase doping and before forming the sealing layer of any of Examples 1-4.
- This example is particularly applicable to semiconductor substrates comprising a silicon structure to be doped with arsenic.
- silicon structures include bare, single-crystal silicon wafers, a substrate of any construction with a blanket silicon layer (e.g., epitaxial or polysilicon) formed thereover, and a patterned substrate with exposed silicon structures.
- a patterned substrate might comprise, for example, a silicon wafer with field oxide or other isolation regions separating active areas.
- the semiconductor substrate is loaded 10 into the reaction chamber, heated 20 and exposed 30 to the non-oxidizing arsenic source gas, preferably arsine (AsH 3 ).
- the non-oxidizing arsenic source gas preferably arsine (AsH 3 ).
- This arsine gas phase doping is preferably conducted at a substrate temperature greater than or equal to about 850° C., and an exemplary exposure temperature is about 900° C.
- the arsine is mixed with an inert carrier gas like nitrogen or argon or it can be mixed with H 2 .
- Exemplary conditions for the arsenic gas phase doping 30 include a flow of 1 slm H 2 carrier gas, comprising 1% by volume AsH 3 , at 10 Torr (1.3 ⁇ 10 3 Pa) for about 30 minutes at 900° C.
- the arsenic source gas is removed from the reaction chamber, preferably by purging 50 the chamber with an inert purge gas.
- the process represented by steps 10 - 50 can be conventional, as described with respect to FIG. 1.
- the substrate is exposed to an oxygen source gas to form a thin silicon oxide film on top of the exposed silicon surface by thermal oxidation.
- oxygen source gases include oxygen (O 2 ), ozone (O 3 ), nitrous oxide (N 2 O), nitric oxide (NO), water (H 2 0 ), oxygen radicals (O * ), etc. Since arsenic has a relatively high silicon/silicon dioxide segregation coefficient, most of the arsenic present in the silicon that is oxidized will be driven deeper into the silicon and the arsenic concentration in the silicon dioxide will be very low.
- a silicon oxide film thickness of about 1 nm suffices to confine the arsenic in the semiconductor structure.
- the grown oxide film has a thickness between about 1 nm and 3 nm.
- the exposure to oxygen can be performed at the arsenic diffusion temperature immediately after purging 50 (FIG. 2), during cool-down 60 of the furnace to the unloading temperature (FIG. 4), or when the furnace is at the unloading temperature after cool-down 60 (FIG. 3).
- the substrate is preferably cooled 60 to less than about 750° C. prior to unloading 70 . Cooling to such levels avoids crystallographic slip upon removing the substrate to room temperature surroundings, while minimizing occupation of the reactor during cooling.
- the unloading temperature is preferably greater than 550° C. in order to maximize throughput. More preferably, the substrate is cooled to a temperature within the range of 700° C. to 750° C.
- Exemplary conditions for the oxygen exposure 100 include flowing about 1 slm O 2 at 10 Torr (1.3 ⁇ 10 3 Pa) for about 30 minutes at 900° C., using the sequence of FIG. 2. This will result in the formation of approximately 2.5 nm silicon oxide.
- oxidation 100 is conducted at the same temperature as arsenic gas phase doping 90 , the sequence of FIG. 2 is employed.
- the substrate can be unloaded 70 from the reactor.
- the -substrate is advantageously unloaded 70 at temperatures that, in the absence of the sealing layer, might risk arsenic outgasing, such as in the range of about 700° C. to 750° C.
- this example relates to semiconductor substrates comprising a silicon structure that is to be doped with arsenic.
- the substrate loading 10 , heating 20 , gas phase doping 30 and purging 50 can also be as described with respect to the corresponding steps in Example 1, but a different film-forming step 100 is performed.
- the sealing film of the present example is formed by exposing the semiconductor substrate to a nitrogen source gas to form a silicon nitride layer thereover by thermal nitridation.
- Suitable nitrogen source gases include ammonia (NH 3 ), nitrogen (N 2 ), hydrazine (H 2 N 2 ), nitrogen radicals (N * ), etc.
- a silicon nitride (Si 3 N 4 ) film thickness of about 1 nm suffices to confine the arsenic in the semiconductor structure.
- the grown nitride film has a thickness between about 1 nm and 3 nm.
- Exemplary conditions for nitridation include a flow of about 500 sccm NH 3 at 0.5 Torr (67 Pa) for about 30 min at about 850° C.
- This example thus follows the sequence of FIG. 4, where the sealant film is formed at a plateau during an interrupted ramp down of substrate temperature from the arsenic gas phase doping temperature (preferably about 900° C.) to the unloading temperature (preferably between about 700° C. and 750° C.).
- the sequence of FIG. 2 can be employed, where the arsenic gas phase doping 30 is conducted at about 850° C.
- any of the sequences of FIGS. 2 - 4 can be used.
- the substrate can be unloaded 70 from the reactor.
- the substrate can be unloaded at temperatures that, in the absence of the sealing layer, might risk arsenic outgasing, preferably at greater than about 550° C. and more preferably in the range of about 700° C. to 750° C.
- the substrate loading 10 , heating 20 , gas phase doping 30 and purging 50 can also be as described with respect to the corresponding steps in Example 1.
- the substrate is exposed 100 to source gases that form a silicon nitride film on the substrate by chemical vapor deposition (CVD).
- CVD source gases for silicon nitride deposition include dichlorosilane or DCS (SiCl 2 H 2 ) and ammonia (NH 3 ).
- Another possible source gas combination is silane (SiH 4 ) and NH 3 .
- the deposition process is optimized for a silicon nitride (Si 3 N 4 ) film thickness of greater than about 3 nm to confine the arsenic in the semiconductor structure.
- the thickness is selected to be greater than that of a nitridized layer due to nucleation effects on the substrate surface.
- the deposited nitride film has a thickness between about 5 nm and 15 nm.
- Exemplary conditions include a flow of about 16 sccm SiCl 2 H 2 , 160 sccm NH 3 at 200 mTorr (27 Pa) for about 25 minutes at 700° C., which is expected to grow a silicon nitride film with a thickness of 10 nm.
- the substrate can be unloaded at the CVD deposition temperatures, without further cooling.
- this example follows the sequence of FIG. 3, though the skilled artisan will appreciate that any of the sequences of FIGS. 2 - 4 can be employed, depending upon the CVD recipe.
- the sealant layer inhibits arsenic outgasing, such that further cooling is not necessary to avoid risk of toxic leakage.
- nitride deposition according to this example is applicable to doping silicon as well as to doping semiconductor substrates other than silicon (e.g., Ill-V materials).
- Example 1 The process of Example 1 is again followed through to purging 50 .
- the substrate is exposed 100 to source gases that form a silicon oxide film on the substrate by chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- Suitable CVD source gases include DCS and N 2 O, SiH 4 and N 2 O, and TEOS (serving as both a silicon and an oxygen source).
- the deposition process is optimized for a silicon oxide (SiO 2 ) film thickness of greater than about 3 nm to confine the arsenic in the substrate. The thickness is selected to be greater than that of an oxidized layer due to nucleation effects on the substrate surface.
- the deposited oxide film has a thickness between about 5 nm and 15 nm. The skilled artisan can readily determine conditions appropriate for depositing layers of this thickness for a given reactor scheme and set of source gases.
- oxide deposition according to this example is applicable to doping silicon as well as to doping semiconductor substrates other than silicon (e.g., Ill-V materials).
- FIG. 5 generally illustrates the preferred process, without showing all steps.
- the substrate is exposed 110 to a gettering agent after the gas phase doping step 30 and prior to the film-forming step 100 .
- the gettering agent is selected to remove excess arsenic, particularly from the substrate surface.
- Suitable gettering agents include halogen-containing fluids, including gaseous SiCl 4 , Cl 2 , and particularly hydrogen halides such as HBr, HI, HF and HCl.
- the preferred embodiments employ HCl. It is known that HCl removes the arsenic by converting it to arsenic chloride, which is purged away in the gas phase because arsenic chloride has a high vapor pressure and evaporates easily at temperatures higher than 150° C.
- Arsenic gettering is preferably performed at a temperature lower than the gas phase doping 30 in order to minimize silicon etching, surface roughening and outdiffusion of arsenic.
- the gas phase doping 30 of the preferred embodiments is performed at a temperature of about 900° C.
- the HCl exposure step is preferably performed at less than about 800° C., such as the unloading temperature between about 700° C. and 750° C.
- the following conditions can be used: a flow of 500 sccm HCl at 0.5 Torr (67 Pa) for about 30 minutes at 700° C. Accordingly, the process is most preferably employed with the sequence of FIGS. 3 or 4 and in combination with depositing a sealant layer by CVD in accordance with Examples 3 or 4.
- the methods of the preferred embodiments are preferably carried out in a hot wall, batch furnace.
- the processes can be carried out in a hot wall, single-substrate reactor or in a cold wall, single-substrate RTP reactor.
- the various steps are performed at low pressure, from a process point of view the arsenic gas phase doping step, oxidation, nitridation and gettering steps can alternatively be performed at atmospheric pressure.
- an additional flow of inert gas is preferably supplied to the reaction chamber, such that the partial pressure of the other gases remains the same as in the low-pressure version of the process.
Abstract
Description
- The present invention relates generally to the field of semiconductor processing and, more particularly, to arsenic gas phase doping for integrated circuit fabrication.
- Arsenic and phosphorus are both used as N—type dopants in semiconductor structures, such as silicon wafers. For certain applications, arsenic is particularly desirable due to the larger size of the arsenic atom and its consequently lower diffusivity as compared to phosphorus. One disadvantage of arsenic is that it is very toxic in both its metallic state and its oxide.
- Although the chemical can be confined within a closed processing system during the doping process, at the end of the process the processing system needs to be opened to unload the wafers. At this point, outgasing of arsenic or arsenic compounds from the wafer and the reactor can occur, potentially causing toxic leakage into the clean room environment. As a consequence, stringent safety measures are required.
- One manner of reducing the risk of toxic leakage is to unload substrates at such a low temperature that outgasing is insignificant when opening the system. This may mean reducing the temperature from the doping temperature (around 900° C.) to within the range of 300° C. to 500° C. Unfortunately, it takes a lot of time and energy to cycle a hot wall furnace every run through such large temperature differences. Hot wall batch furnaces are generally preferred for superior throughput for gas phase doping systems, but cycling through such temperature swings would greatly reduce the throughput of such systems.
- U.S. Pat. No. 5,324,684 to Kermani et al. describes the use of a cold wall radiantly heated reactor for gas phase doping processes. Cold wall reactors can be cycled through temperature differences much more quickly. The disadvantage of a cold wall system, however, is that reactive gases adsorbed on the cold wall of the system are not easily purged away. A “memory effect” from residual gases or residues thus creates a safety risk when the system is opened for wafer transfer. Furthermore, if the wafers are inserted in an adjacent processing system for a subsequent treatment at elevated temperatures, there is again the risk of outgasing.
- It is accordingly an object of the present invention to omit the above and other disadvantages and to provide an arsenic gas phase doping process that allows safe operation without elaborate safety measures.
- In accordance with one aspect of the invention, a method is provided for gas phase doping a semiconductor with arsenic. The method includes exposing the semiconductor to a non-oxidizing, arsenic source gas within a reaction chamber. Thereafter, prior to opening the reaction chamber, a sealant layer is formed over the semiconductor structure. The sealant layer inhibits outdiffusion of arsenic when the substrate carrying the semiconductor structure is unloaded from the chamber, even at relatively high temperatures.
- In the illustrated embodiments, the sealant layer can be formed by oxidation, nitridation or chemical vapor deposition. Forming the sealant layer can be conducted prior to, during or after cooling the substrate to an unloading temperature. Preferably, a gettering step is conducted after gas phase doping and prior to forming the sealant layer, such as by exposing the substrate to HCl vapor.
- These and other aspects of the invention will be appreciated in view of the detailed description below and the appended drawings. Like reference numerals are employed to indicate like process steps throughout the figures, which are meant to illustrate and not to limit the invention, and in which:
- FIG. 1 illustrates a process of arsenic gas phase doping according to the prior art;
- FIG. 2 illustrates a process of arsenic gas phase doping according to a first embodiment of the present invention;
- FIG. 3 illustrates a process of arsenic gas phase doping according to a second embodiment of the present invention;
- FIG. 4 illustrates a process of arsenic gas phase doping according to a third embodiment of the present invention; and
- FIG. 5 illustrates a process of arsenic gas phase doping, in accordance with any of the embodiments of FIGS.2-4, with an additional gettering step.
- While the figures refer to “wafers,” it will be understood that the principles and advantages described herein apply equally well to doping semiconductor structures on other types of substrates, such as glass substrates carrying amorphous silicon layers. The skilled artisan will readily appreciate that numerous types of semiconductor structures on numerous types of substrates require doping for electrical conductivity.
- An arsenic gas phase doping process according to the prior art is illustrated in FIG. 1. Initially a substrate, including or forming a semiconductor structure, is loaded10 into a reaction chamber. In the preferred embodiments, multiple substrates are simultaneously loaded into a batch furnace. The substrate or substrates are then heated 20 to a gas phase doping temperature. At the elevated temperature, the substrate is exposed 30 for a selected period of time to an arsenic source gas to supply arsenic to the surface of the substrate. The arsenic source gas concentration, substrate temperature and time of exposure are selected to diffuse the desired concentration of arsenic into the substrate directly from the gas phase.
- The supply of the arsenic source gas is then stopped40 and all traces of arsenic source gas are removed from the walls of the reaction chamber, from the substrate surface and from the gas phase the reactor chamber. Removal is preferably conducted by purging 50 with an inert gas, as shown. The substrate is then cooled 60 to an unloading temperature, upon which the substrate is unloaded 70 from the reaction chamber. It will be understood that the purging 50 of the reaction chamber can continue during cool-down of the substrate from the gas phase doping temperature to the unloading temperature.
- The preferred embodiments, described in more detail below, employ a non-oxidizing gaseous source of arsenic, particularly arsine (AsH3) and optional carrier gas. As is known in the art, by using a non-oxidizing source gas, no oxide film forms on the substrate. Such an oxide film would disadvantageously provide a barrier to diffusion of arsenic into the substrate. Furthermore, with an oxidizing arsenic source gas, arsenic oxide will also be formed. Although arsenic oxide is rather volatile, and will leave little or no toxic residues within the reaction chamber, such residues can form in the exhaust system and thereby cause a safety hazard. By employing a non-oxidizing arsenic source gas, these disadvantages are omitted because the semiconductor substrate surface remains uncovered, allowing the unimpeded doping of the substrate. The process is thus a true gas phase doping process; dopant atoms are directly transferred from the gas phase into the substrate, without forming an intermediate film on the substrate surface during the
gas phase doping 30. - With reference to FIGS. 2 and 3, the preferred embodiments of the present embodiment essentially employ the gas phase doping process of FIG. 1. In addition, however, after exposing30 the substrate to the non-oxidizing arsenic source gas, stopping 40 and purging 50 arsenic source gas from the reaction chamber, the substrate is also exposed 100 to a film-forming gas. This
exposure 100 forms a film on the surface of the substrate that preferably seals the surface of the substrate to prevent outdiffusion of arsenic from the substrate. Theexposure 100 of the substrate to the film forming gas can take place before cool-down 60 (see FIG. 2), after cool-down 60 (see FIG. 3), or during cool-down 60 (see FIG. 4) of the semiconductor substrate. - Desirably, the arsenic gas phase doping process is performed at low pressure, in a low-pressure reactor. One advantage of such a low pressure reactor is that it is easier to confine the arsenic containing material within the reaction chamber because it is sealed in a vacuum tight way during processing. Most preferably, the arsenic gas phase doping is conducted in a hot wall batch reactor or furnace. The skilled artisan will appreciate that a rapid thermal processing (RTP) tool can alternatively be employed, although higher process temperatures would be desirable for RTP tools in order to speed diffusion to attain acceptable throughput.
- The preferred embodiments will be described in more detail with reference to the following examples. Examples 1 and 2 relate to converting a top portion of the substrate by thermal reaction into a sealant layer after arsenic gas phase doping. Growth of the sealant layer is preferably conducted at relatively high temperatures, in accordance with the sequences of FIGS.2 or 4. Examples 3 and 4 relate to depositing a sealant layer by chemical vapor deposition (CVD) after arsenic gas phase doping. Deposition of the sealant layer is preferably conducted at a relatively low temperature, in accordance with the sequences of FIGS. 3 or 4. Example 5 relates to a gettering process after arsenic gas phase doping and before forming the sealing layer of any of Examples 1-4.
- This example is particularly applicable to semiconductor substrates comprising a silicon structure to be doped with arsenic. Examples of such silicon structures include bare, single-crystal silicon wafers, a substrate of any construction with a blanket silicon layer (e.g., epitaxial or polysilicon) formed thereover, and a patterned substrate with exposed silicon structures. A patterned substrate might comprise, for example, a silicon wafer with field oxide or other isolation regions separating active areas.
- Initially, with reference to FIGS.2-4, the semiconductor substrate is loaded 10 into the reaction chamber, heated 20 and exposed 30 to the non-oxidizing arsenic source gas, preferably arsine (AsH3). This arsine gas phase doping is preferably conducted at a substrate temperature greater than or equal to about 850° C., and an exemplary exposure temperature is about 900° C. The arsine is mixed with an inert carrier gas like nitrogen or argon or it can be mixed with H2.
- Exemplary conditions for the arsenic
gas phase doping 30 include a flow of 1 slm H2 carrier gas, comprising 1% by volume AsH3, at 10 Torr (1.3×103 Pa) for about 30 minutes at 900° C. After stopping 40 the supply of arsenic source gas to the reactor, the arsenic source gas is removed from the reaction chamber, preferably by purging 50 the chamber with an inert purge gas. The process represented by steps 10-50 can be conventional, as described with respect to FIG. 1. - After purging50, the substrate is exposed to an oxygen source gas to form a thin silicon oxide film on top of the exposed silicon surface by thermal oxidation. Suitable oxygen source gases include oxygen (O2), ozone (O3), nitrous oxide (N2O), nitric oxide (NO), water (H2 0), oxygen radicals (O*), etc. Since arsenic has a relatively high silicon/silicon dioxide segregation coefficient, most of the arsenic present in the silicon that is oxidized will be driven deeper into the silicon and the arsenic concentration in the silicon dioxide will be very low. A silicon oxide film thickness of about 1 nm suffices to confine the arsenic in the semiconductor structure. Preferably, the grown oxide film has a thickness between about 1 nm and 3 nm.
- The exposure to oxygen can be performed at the arsenic diffusion temperature immediately after purging50 (FIG. 2), during cool-down 60 of the furnace to the unloading temperature (FIG. 4), or when the furnace is at the unloading temperature after cool-down 60 (FIG. 3). The substrate is preferably cooled 60 to less than about 750° C. prior to unloading 70. Cooling to such levels avoids crystallographic slip upon removing the substrate to room temperature surroundings, while minimizing occupation of the reactor during cooling. On the other hand, the unloading temperature is preferably greater than 550° C. in order to maximize throughput. More preferably, the substrate is cooled to a temperature within the range of 700° C. to 750° C.
- Exemplary conditions for the
oxygen exposure 100 include flowing about 1 slm O2 at 10 Torr (1.3×103 Pa) for about 30 minutes at 900° C., using the sequence of FIG. 2. This will result in the formation of approximately 2.5 nm silicon oxide. For the present example, whereoxidation 100 is conducted at the same temperature as arsenic gas phase doping 90, the sequence of FIG. 2 is employed. - After
exposure 100 of the substrate to the oxygen source gas and cooling 60 the substrate to the unloading temperature, the substrate can be unloaded 70 from the reactor. As noted above, the -substrate is advantageously unloaded 70 at temperatures that, in the absence of the sealing layer, might risk arsenic outgasing, such as in the range of about 700° C. to 750° C. - Like Example 1, this example relates to semiconductor substrates comprising a silicon structure that is to be doped with arsenic. The
substrate loading 10,heating 20,gas phase doping 30 and purging 50 can also be as described with respect to the corresponding steps in Example 1, but a different film-formingstep 100 is performed. Rather than oxidation, the sealing film of the present example is formed by exposing the semiconductor substrate to a nitrogen source gas to form a silicon nitride layer thereover by thermal nitridation. Suitable nitrogen source gases include ammonia (NH3), nitrogen (N2), hydrazine (H2N2), nitrogen radicals (N*), etc. A silicon nitride (Si3N4) film thickness of about 1 nm suffices to confine the arsenic in the semiconductor structure. Preferably, the grown nitride film has a thickness between about 1 nm and 3 nm. - Exemplary conditions for nitridation include a flow of about 500 sccm NH3 at 0.5 Torr (67 Pa) for about 30 min at about 850° C. This example thus follows the sequence of FIG. 4, where the sealant film is formed at a plateau during an interrupted ramp down of substrate temperature from the arsenic gas phase doping temperature (preferably about 900° C.) to the unloading temperature (preferably between about 700° C. and 750° C.). Alternatively, the sequence of FIG. 2 can be employed, where the arsenic
gas phase doping 30 is conducted at about 850° C. For other nitridation conditions, any of the sequences of FIGS. 2-4 can be used. - After
exposure 100 of the substrate to the nitrogen source gas and continued cooling 60 the substrate to the unloading temperature, the substrate can be unloaded 70 from the reactor. As described with respect to Example 1, the substrate can be unloaded at temperatures that, in the absence of the sealing layer, might risk arsenic outgasing, preferably at greater than about 550° C. and more preferably in the range of about 700° C. to 750° C. - The
substrate loading 10,heating 20,gas phase doping 30 and purging 50 can also be as described with respect to the corresponding steps in Example 1. After the gasphase doping step 40 and purging 50, the substrate is exposed 100 to source gases that form a silicon nitride film on the substrate by chemical vapor deposition (CVD). Preferred CVD source gases for silicon nitride deposition include dichlorosilane or DCS (SiCl2H2) and ammonia (NH3). Another possible source gas combination is silane (SiH4) and NH3. Preferably, the deposition process is optimized for a silicon nitride (Si3N4) film thickness of greater than about 3 nm to confine the arsenic in the semiconductor structure. The thickness is selected to be greater than that of a nitridized layer due to nucleation effects on the substrate surface. Preferably, the deposited nitride film has a thickness between about 5 nm and 15 nm. - Exemplary conditions include a flow of about 16 sccm SiCl2H2, 160 sccm NH3 at 200 mTorr (27 Pa) for about 25 minutes at 700° C., which is expected to grow a silicon nitride film with a thickness of 10 nm. Advantageously, the substrate can be unloaded at the CVD deposition temperatures, without further cooling. Thus, this example follows the sequence of FIG. 3, though the skilled artisan will appreciate that any of the sequences of FIGS. 2-4 can be employed, depending upon the CVD recipe. The sealant layer inhibits arsenic outgasing, such that further cooling is not necessary to avoid risk of toxic leakage.
- In this example the film-forming gases do not convert portions of the semiconductor substrate but rather deposit over the hot substrate surfaces. Thus, nitride deposition according to this example is applicable to doping silicon as well as to doping semiconductor substrates other than silicon (e.g., Ill-V materials).
- The process of Example 1 is again followed through to purging50. After the gas
phase doping step 40 and purging 50, and preferably after at least some cooling 60, the substrate is exposed 100 to source gases that form a silicon oxide film on the substrate by chemical vapor deposition (CVD). - Suitable CVD source gases include DCS and N2O, SiH4 and N2O, and TEOS (serving as both a silicon and an oxygen source). Preferably, the deposition process is optimized for a silicon oxide (SiO2) film thickness of greater than about 3 nm to confine the arsenic in the substrate. The thickness is selected to be greater than that of an oxidized layer due to nucleation effects on the substrate surface. Preferably, the deposited oxide film has a thickness between about 5 nm and 15 nm. The skilled artisan can readily determine conditions appropriate for depositing layers of this thickness for a given reactor scheme and set of source gases.
- Thus, as in Example 3, the film-forming gases do not convert portions of the semiconductor substrate but rather deposit over the hot substrate surface. Accordingly, oxide deposition according to this example is applicable to doping silicon as well as to doping semiconductor substrates other than silicon (e.g., Ill-V materials).
- This example describes an optional step that can be applied to any of Examples 1-4. FIG. 5 generally illustrates the preferred process, without showing all steps. Desirably, the substrate is exposed110 to a gettering agent after the gas
phase doping step 30 and prior to the film-formingstep 100. The gettering agent is selected to remove excess arsenic, particularly from the substrate surface. Suitable gettering agents include halogen-containing fluids, including gaseous SiCl4, Cl2, and particularly hydrogen halides such as HBr, HI, HF and HCl. - The preferred embodiments employ HCl. It is known that HCl removes the arsenic by converting it to arsenic chloride, which is purged away in the gas phase because arsenic chloride has a high vapor pressure and evaporates easily at temperatures higher than 150° C.
- Arsenic gettering is preferably performed at a temperature lower than the
gas phase doping 30 in order to minimize silicon etching, surface roughening and outdiffusion of arsenic. Whereas the gas phase doping 30 of the preferred embodiments is performed at a temperature of about 900° C., the HCl exposure step is preferably performed at less than about 800° C., such as the unloading temperature between about 700° C. and 750° C. By way of example, the following conditions can be used: a flow of 500 sccm HCl at 0.5 Torr (67 Pa) for about 30 minutes at 700° C. Accordingly, the process is most preferably employed with the sequence of FIGS. 3 or 4 and in combination with depositing a sealant layer by CVD in accordance with Examples 3 or 4. - As noted above, the methods of the preferred embodiments are preferably carried out in a hot wall, batch furnace. Alternatively, the processes can be carried out in a hot wall, single-substrate reactor or in a cold wall, single-substrate RTP reactor.
- Although in the examples above the various steps are performed at low pressure, from a process point of view the arsenic gas phase doping step, oxidation, nitridation and gettering steps can alternatively be performed at atmospheric pressure. In this case, an additional flow of inert gas is preferably supplied to the reaction chamber, such that the partial pressure of the other gases remains the same as in the low-pressure version of the process.
- Although this invention has been described in terms of certain preferred embodiments and suggested possible modifications thereto, other embodiments and modifications may suggest themselves and be apparent to those of ordinary skill in the art are also within the spirit and scope of this invention. Accordingly, the scope of this invention is intended to be defined by the claims that follow.
Claims (38)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/758,330 US6413844B1 (en) | 2001-01-10 | 2001-01-10 | Safe arsenic gas phase doping |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/758,330 US6413844B1 (en) | 2001-01-10 | 2001-01-10 | Safe arsenic gas phase doping |
Publications (2)
Publication Number | Publication Date |
---|---|
US6413844B1 US6413844B1 (en) | 2002-07-02 |
US20020090802A1 true US20020090802A1 (en) | 2002-07-11 |
Family
ID=25051352
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/758,330 Expired - Lifetime US6413844B1 (en) | 2001-01-10 | 2001-01-10 | Safe arsenic gas phase doping |
Country Status (1)
Country | Link |
---|---|
US (1) | US6413844B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090239386A1 (en) * | 2003-09-19 | 2009-09-24 | Kenichi Suzaki | Producing method of semiconductor device and substrate processing apparatus |
WO2018052474A2 (en) | 2016-09-16 | 2018-03-22 | Applied Materials, Inc. | Uv radiation system and method for arsenic outgassing control in sub 7nm cmos fabrication |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10121778B4 (en) * | 2001-05-04 | 2005-12-01 | Infineon Technologies Ag | Method for generating a doping profile in a gas phase doping |
US20050164469A1 (en) * | 2004-01-28 | 2005-07-28 | Infineon Technologies North America Corp. | Method for N+ doping of amorphous silicon and polysilicon electrodes in deep trenches |
US7718518B2 (en) * | 2005-12-16 | 2010-05-18 | Asm International N.V. | Low temperature doped silicon layer formation |
US8071451B2 (en) * | 2009-07-29 | 2011-12-06 | Axcelis Technologies, Inc. | Method of doping semiconductors |
US8236710B2 (en) | 2010-10-07 | 2012-08-07 | International Business Machines Corporation | Technique to create a buried plate in embedded dynamic random access memory device |
KR102183937B1 (en) | 2016-06-06 | 2020-11-27 | 어플라이드 머티어리얼스, 인코포레이티드 | Method for controlling wafer outgassing |
KR102555142B1 (en) * | 2016-09-14 | 2023-07-13 | 어플라이드 머티어리얼스, 인코포레이티드 | Deaeration chamber for arsenic related processes |
CN109037395B (en) * | 2018-06-25 | 2021-02-19 | 东方日升新能源股份有限公司 | Diffusion process for improving sheet resistance uniformity |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4472212A (en) | 1982-02-26 | 1984-09-18 | At&T Bell Laboratories | Method for fabricating a semiconductor device |
CA1203921A (en) * | 1984-05-18 | 1986-04-29 | Laszlo Szolgyemy | Diffusion method to produce semiconductor devices |
JPH0795546B2 (en) * | 1989-03-31 | 1995-10-11 | 工業技術院長 | Silicon surface treatment method |
CA2031253A1 (en) * | 1989-12-01 | 1991-06-02 | Kenji Aoki | Method of producing bipolar transistor |
US5256162A (en) * | 1991-05-01 | 1993-10-26 | Hewlett Packard Company | Apparatus for forming shallow electrical junctions |
US5324684A (en) | 1992-02-25 | 1994-06-28 | Ag Processing Technologies, Inc. | Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure |
US5242859A (en) * | 1992-07-14 | 1993-09-07 | International Business Machines Corporation | Highly doped semiconductor material and method of fabrication thereof |
US6075216A (en) * | 1994-06-30 | 2000-06-13 | Advantest Corp. | Device transfer and reinspection method for IC handler |
US5882991A (en) * | 1996-09-20 | 1999-03-16 | Texas Instruments Incorporated | Approaches for shallow junction formation |
-
2001
- 2001-01-10 US US09/758,330 patent/US6413844B1/en not_active Expired - Lifetime
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090239386A1 (en) * | 2003-09-19 | 2009-09-24 | Kenichi Suzaki | Producing method of semiconductor device and substrate processing apparatus |
US8231731B2 (en) | 2003-09-19 | 2012-07-31 | Hitachi Kokusai Electric, Inc. | Substrate processing apparatus |
US8636882B2 (en) * | 2003-09-19 | 2014-01-28 | Hitachi Kokusai Electric Inc. | Producing method of semiconductor device and substrate processing apparatus |
WO2018052474A2 (en) | 2016-09-16 | 2018-03-22 | Applied Materials, Inc. | Uv radiation system and method for arsenic outgassing control in sub 7nm cmos fabrication |
CN109643638A (en) * | 2016-09-16 | 2019-04-16 | 应用材料公司 | UV irradation system and method for the control arsenic degassing in lower than the manufacture of 7 nanometer CMOSs |
EP3513424A4 (en) * | 2016-09-16 | 2020-05-27 | Applied Materials, Inc. | Uv radiation system and method for arsenic outgassing control in sub 7nm cmos fabrication |
Also Published As
Publication number | Publication date |
---|---|
US6413844B1 (en) | 2002-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7105055B2 (en) | In situ growth of oxide and silicon layers | |
US7651953B2 (en) | Method to form ultra high quality silicon-containing compound layers | |
US6348420B1 (en) | Situ dielectric stacks | |
US6638876B2 (en) | Method of forming dielectric films | |
US7601648B2 (en) | Method for fabricating an integrated gate dielectric layer for field effect transistors | |
TWI331364B (en) | ||
US20080014759A1 (en) | Method for fabricating a gate dielectric layer utilized in a gate structure | |
US20040255868A1 (en) | Plasma etch resistant coating and process | |
US20040077184A1 (en) | Apparatuses and methods for depositing an oxide film | |
US11417518B2 (en) | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | |
JP2007516599A (en) | Surface preparation before deposition on germanium | |
KR100777321B1 (en) | In situ growth of oxide and silicon layers | |
US6413844B1 (en) | Safe arsenic gas phase doping | |
CN109891555B (en) | Low temperature epitaxial layer forming method | |
JP2022023076A (en) | Method of manufacturing semiconductor device, substrate processing method, substrate processing apparatus, and program | |
JP2005268699A (en) | Method for manufacturing semiconductor device | |
KR19990057370A (en) | Method of manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ASM INTERNATIONAL NV, NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BUELENS, JACOBUS JOHANNES;OOSTERLAKEN, THEODORUS GERARDUS MARIA;REEL/FRAME:011453/0195 Effective date: 20010109 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |