US20020086452A1 - Methods of forming semiconductor structure - Google Patents
Methods of forming semiconductor structure Download PDFInfo
- Publication number
- US20020086452A1 US20020086452A1 US09/749,692 US74969200A US2002086452A1 US 20020086452 A1 US20020086452 A1 US 20020086452A1 US 74969200 A US74969200 A US 74969200A US 2002086452 A1 US2002086452 A1 US 2002086452A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- dicing
- bonded
- opening
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 92
- 239000004065 semiconductor Substances 0.000 title claims abstract description 33
- 235000012431 wafers Nutrition 0.000 claims description 270
- 239000002826 coolant Substances 0.000 claims description 17
- 239000011248 coating agent Substances 0.000 claims description 14
- 238000000576 coating method Methods 0.000 claims description 14
- 229910052710 silicon Inorganic materials 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 12
- 229920000642 polymer Polymers 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 8
- 238000005520 cutting process Methods 0.000 claims description 7
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 3
- 238000003682 fluorination reaction Methods 0.000 claims description 2
- AVYKQOAMZCAHRG-UHFFFAOYSA-N triethoxy(3,3,4,4,5,5,6,6,7,7,8,8,8-tridecafluorooctyl)silane Chemical compound CCO[Si](OCC)(OCC)CCC(F)(F)C(F)(F)C(F)(F)C(F)(F)C(F)(F)C(F)(F)F AVYKQOAMZCAHRG-UHFFFAOYSA-N 0.000 claims description 2
- ZNOCGWVLWPVKAO-UHFFFAOYSA-N trimethoxy(phenyl)silane Chemical compound CO[Si](OC)(OC)C1=CC=CC=C1 ZNOCGWVLWPVKAO-UHFFFAOYSA-N 0.000 claims description 2
- 239000000463 material Substances 0.000 description 20
- 238000010438 heat treatment Methods 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 238000013459 approach Methods 0.000 description 3
- 238000005452 bending Methods 0.000 description 3
- 238000003909 pattern recognition Methods 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 241001050985 Disco Species 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000012777 electrically insulating material Substances 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000002209 hydrophobic effect Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000012705 liquid precursor Substances 0.000 description 1
- 239000006193 liquid solution Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920006254 polymer film Polymers 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 241000894007 species Species 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000005406 washing Methods 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/16—Production of nozzles
- B41J2/1621—Manufacturing processes
- B41J2/1635—Manufacturing processes dividing the wafer into individual chips
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/16—Production of nozzles
- B41J2/1601—Production of bubble jet print heads
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/16—Production of nozzles
- B41J2/1621—Manufacturing processes
- B41J2/1623—Manufacturing processes bonding and adhesion
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/16—Production of nozzles
- B41J2/1621—Manufacturing processes
- B41J2/1626—Manufacturing processes etching
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/16—Production of nozzles
- B41J2/1621—Manufacturing processes
- B41J2/1631—Manufacturing processes photolithography
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
Definitions
- This invention relates to methods of forming semiconductor structures.
- thermal ink jet printheads conventionally include a heater plate and a channel plate.
- the heater plate includes a surface having a plurality of resistive heating elements and passivated addressing electrodes.
- the surface of the heater plate having a plurality of resistive heating elements and passivated addressing electrodes is known as the electronic plane.
- a polymer layer containing fluidic passageways may be photopatterned on the surface of the heater wafer. Fluidic passageways or channels may also be formed on a surface of the channel plate.
- Several hundred corresponding heater die and channel die typically reside on the two respective wafers. The two corresponding bonded die are known collectively as a die module.
- thermal ink jet die modules are formed by producing sets of heating element arrays and associated addressing electrodes on a first silicon wafer. Alignment marks are placed on the first silicon wafer at predetermined locations by any suitable process, such as by deposition and patterning of a metallic layer. Corresponding sets of fluidic passageways and associated manifolds are produced in a second silicon wafer. Alignment features are etched in the second silicon wafer at corresponding predetermined locations. The two wafers are aligned via the respective etched and metallized alignment features on the two wafers, for example by using infrared illumination to view the alignment features on the two wafers. The two wafers are then bonded together and diced into many separate die modules.
- Cutting or dicing bonded wafers is often an important step in forming the individual semiconductor structures.
- the performance of the semiconductor structure may ultimately depend upon the accuracy of the dicing cut.
- a dicing blade is used to dice the bonded silicon wafers into individual die. Dicing cuts are made to separate the various rows and columns of the two dimensional array of die modules. Dicing fiducial marks on the heater wafer are used as reference marks for positioning the cuts. In a side shooting printhead, some dicing cuts are made across grooves that form individual jetting channels. These grooves are formed either by photopatterning the polymer layer on the heater wafer or by etching the surface of the channel wafer. In these dicing cuts, the dicing blade creates a smooth nozzle surface having no chip defects.
- the position of the nozzle dicing cut is important because the dicing position affects the fluid dynamics of ink ejected from the nozzles. For example, the distance from the bubble nucleating heater to the front of the device affects the drop velocity and the drop volume. Ultimately, the quality of printed documents is impacted by the position of the nozzle dicing cut. Thus, improved control over cut position would achieve better jetting performance.
- Controlling the cut position on bonded silicon wafers depends on the positional or placement accuracy of the dicing saw used to create the nozzle surface.
- the cut placement accuracy depends on various factors, including index accuracy, operator/optical error, offset error, dicing blade cut consistency and angle of the cut. Cut placement accuracy can be affected by side forces generated when the dicing blade passes through the bonded wafer pair. These side forces can cause a row of die mounted on a material, such as a dicing tape, to shift on the material by as much as several microns. Cut placement accuracy can also be affected by blade bending, which can increase over time as the materials forming the dicing blade become fatigued due to repeated flexing. As blade bending and blade wear increase, the top edge of the cut no longer reflects the cut edge that is located, for example, at the electronic plane. The top edge of the cut may, in some instances, be 15 ⁇ m out of position from the cut at the electronic plane.
- a single set of dicing fiducials on the electronic plane has been made visible by etching a corresponding opening all the way through the channel wafer.
- the conventional method for dicing such wafer pairs includes operating the dicing saw in an open loop mode using the single set of fiducials to line up the first cut. That is, the position of the dicing saw is not adjusted based on the previous cut and/or measurements made during the current cut. In fact, conventionally for bonded wafer pairs, the dicing saw can not make adjustments based on the previous cut because the cut position at the electronic plane can not be viewed optically.
- Fully automatic saws are well known in the industry, but have not been used in dicing bonded wafer pairs because of the inability of fully automatic saws to optically view the cut position at the electronic plane.
- Some known dicing saws such as the Disco 640 and the Kulicke and Soffa 980 , have pattern recognition, which enables the saw to locate reference targets and align the dicing blade with the wafer fully automatically in the X,Y,Z and ⁇ directions.
- some saws have kerf check software, which enables these dicing saws to determine how far from the dicing target the actual cut was made. This value is used to calculate a Y-offset value for error correction for the next dicing cut.
- This invention provides systems and methods that allow for improved accuracy in forming individual semiconductor devices from bonded wafers.
- This invention separately provides systems and methods that allow using certain features of fully automatic dicing saws that previously were not capable of being used in dicing bonded semiconductor wafers.
- This invention separately provides systems and methods that allow for fully automatic dicing saws to be used in a closed-loop mode.
- This invention separately provides systems and methods that allow for improved control over cut position when cutting thermal ink jet printhead nozzle faces to achieve improved ink jetting performance.
- This invention separately provides systems and methods that allow fully automatic dicing saws to optically view dicing reference targets at the electronic plane of bonded semiconductor wafers.
- This invention separately provides systems and methods that prevent coolant from obscuring dicing reference targets at the electronic plane of bonded semiconductor wafers.
- This invention separately provides systems and methods for forming a semiconductor structure from a first wafer and a second wafer.
- Various exemplary embodiments of the methods according to this invention comprise one or more of removing a first portion of a lower surface of the first wafer; bonding the lower surface of the first wafer to an upper surface of the second wafer; removing a second portion on an upper surface of the first wafer, such that an opening is formed in the first wafer that exposes at least one alignment reference target on the upper surface of the second wafer; optionally coating at least a portion of at least one of the surfaces that form the opening; and dicing the bonded first wafer and second wafer using the exposed at least one alignment reference target to form a semiconductor structure.
- FIG. 1 illustrates a pair of wafers used to form multiple die modules for thermal ink jet printheads
- FIG. 2 illustrates a sectional view of a portion of a heater wafer
- FIG. 3 illustrates a sectional view of a portion of a channel wafer
- FIG. 4 illustrates one exemplary embodiment of a channel wafer after a first step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer;
- FIG. 5 illustrates one exemplary embodiment of a channel wafer after a second step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer;
- FIG. 6 illustrates one exemplary embodiment of a channel wafer after a third step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer;
- FIG. 7 illustrates a top view of one exemplary embodiment of a channel wafer after a third step of one exemplary embodiment of a method according to this invention has been performed on the heater and channel wafers.
- FIG. 8 illustrates one exemplary embodiment of a channel wafer after a fourth step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer.
- FIG. 9 is a flowchart outlining a first exemplary embodiment of a method for dicing bonded wafers according to this invention.
- FIG. 10 is a flowchart outlining a second exemplary embodiment of a method for dicing bonded wafers according to this invention.
- Exemplary embodiments of the methods according to this invention provide a method of forming semiconductor structures from two wafers.
- the various exemplary embodiments of the methods according to this invention achieve more precise formation of semiconductor structures.
- the various exemplary embodiments of the methods according to this invention enable using certain features of fully automatic dicing saws that previously were not capable of being used for bonded wafer pairs.
- These features of the fully automatic dicing saw may include pattern recognition, which enables the saw to locate reference targets and align the wafers fully automatically before dicing.
- These features may also include kerf checking, which enables the saw to determine how far from the dicing target the actual cut was made so that the fully automatic dicing saw can adjust the next cut accordingly.
- Exemplary embodiments of the methods according to this invention allow fully automatic saws to operate in a closed-loop mode, so that factors such as blade bending, blade wear, or movement of the dicing target due to side forces generated by the dicing saw can be taken into account and adjusted for from cut to cut.
- FIGS. 1 - 7 illustrate various steps in a first exemplary embodiment of the methods of forming semiconductor structures according to this invention.
- a thermal ink jet die module is formed.
- the methods according to this invention can also be used to form any other known or later-developed semiconductor structures.
- FIG. 1 illustrates a plurality of wafers used to form a set of bonded semiconductor wafers.
- bonded semiconductor wafers can be used, for example, to form thermal ink jet printhead die modules. Accordingly, the following description of various exemplary embodiments of the systems and methods according to this invention will refer to such thermal ink jet die modules. However, it should be appreciated that the systems and methods of this invention can be used with any set of two or more bonded semiconductor wafers, regardless of the ultimate functionality or use of the resulting dies.
- the plurality of wafers includes a heater wafer 10 and a channel wafer 20 .
- the heater wafer 10 and the channel wafer 20 are typically silicon wafers.
- the wafers can be made of any other suitable semiconductor material, such as, for example, gallium arsenide.
- Both the heater wafer 10 and the channel wafer 20 are typically divided into areas corresponding to individual thermal ink jet printhead die modules.
- FIG. 1 shows the heater wafer 10 divided into individual die areas 12 and the channel wafer 20 divided into individual die areas 22 .
- FIG. 2 is a sectional view showing a portion of the heater wafer 10 in an area between two individual die areas 12 a and 12 b on the heater wafer 10 .
- the heater wafer 10 includes a bottom surface 14 and an upper surface 16 .
- An electrically insulating layer (not shown) is deposited on one or both of the bottom surface 14 and the upper surface 16 .
- the electrically insulating layer comprises a combination of one or more suitable electrically insulating material that can be deposited on the heater wafer 10 .
- the insulating material can be silicon dioxide or silicon nitride.
- the insulating material can be formed on the heater wafer by any suitable process.
- a plurality of linear arrays of resistors or heating elements 18 and associated addressing electrodes are formed on the insulating layer on the upper surface 16 .
- Each linear array of heating elements 18 corresponds to an individual die area 12 .
- a first group of heating elements 18 a corresponds to the individual die area 12 a
- a second group of heating elements 18 b corresponds to the individual die area 12 b .
- Non-die areas, or “streets”, 19 are provided between the individual die areas 12 on which no heating elements 18 are formed.
- FIG. 2 shows a street 19 between the individual die areas 12 a and 12 b .
- Reference targets, as shown in FIG. 7, are formed within the street 19 .
- each heating element 18 is selectively addressable through the addressing electrodes.
- a photopatternable film layer 15 is formed on the upper surface 12 of the heater wafer 10 .
- the photopatternable film layer 15 may be any suitable polymer, such as a polyimide.
- the photopatternable film layer 15 can be formed, for example, by any suitable deposition process, such as putting liquid precursor material in solvent onto a wafer which is then rapidly rotated on a spinner in order to form a thin flat layer.
- the photopatternable film layer 15 is patterned for etch removal at selected locations to expose the heating elements 18 a and 18 b formed on the heater wafer 10 .
- FIG. 2 shows the photopatternable film layer 15 removed between and above the heating elements 18 .
- FIG. 3 is a sectional view showing a portion of the channel wafer 20 including a non-die, or street, area 25 between two individual die areas 22 a and 22 b on the channel wafer 20 .
- the channel wafer 20 includes channels 24 formed on a lower surface 23 .
- the channels 24 can have various shapes, such as, for example, triangular or rectangular shapes.
- the channels 24 may be formed by any suitable method, such as by etching the channel wafer 20 using any suitable etching process.
- the channel wafer 20 has a street 25 that corresponds to the street 19 of the heater wafer 10 .
- the polymer film, rather than the channel wafer 20 can be patterned to form fluidic channels.
- a plurality of thermal ink jet printhead dies are formed by aligning and bonding together the heater wafer 10 and the channel wafer 20 .
- Each channel 24 is aligned above a heater element 18 of the heater wafer 10 .
- the heater wafer 10 and the channel wafer 20 are bonded together so that the film layer 15 is sandwiched between the heater wafer 10 and the channel wafer 20 and each channel 24 is opposite a corresponding heating element 18 .
- the bonded wafers 10 and 20 are then separated into a plurality of individual printhead dies by dicing.
- the bonded wafers 10 and 20 are diced using a dicing saw. Dicing fiducial reference targets, such as that shown in FIG.
- FIG. 4 illustrates one exemplary embodiment of a channel wafer 20 after a first step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer 20 .
- material is removed from the lower surface 23 of the channel wafer 20 in the street 25 .
- an opening such as a groove 40 , or in other exemplary embodiments, a pit, is formed in the surface 23 of the channel wafer 20 . That is, a groove can be considered as a pit having one elongated dimension. In other words, the groove is one species of the more generic term “pit”.
- the groove or pit 40 can be formed by any suitable material removing method, such as cutting or etching during the channel wafer fabrication process.
- the groove or pit 40 typically has a width w of from about 0.2 mm to about 1.0 mm.
- the groove or pit 40 can be formed at a depth d ranging from about 10% to 50% of the wafer thickness.
- FIG. 5 illustrates one exemplary embodiment of a heater wafer 10 and a channel wafer 20 after a second step of one exemplary embodiment of a method according to this invention has been performed on the heater and channel wafers 10 and 20 .
- FIG. 5 is a sectional view showing a portion of the bonded heater wafer 10 and the channel wafer 20 between a pair of unseparated thermal ink jet printhead dies 32 and 34 .
- the column dicing street 50 includes the streets 19 and 25 between the thermal ink jet printhead dies 32 and 34 and extends parallel to the channels 24 in the channel plate 20 .
- the channel wafer 20 is aligned with and bonded to the heater wafer 10 , such that the film layer 15 is sandwiched between the heater wafer 10 and the channel wafer 20 .
- the channel wafer 20 and the heater wafer 10 can be bonded together by any suitable technique, such as, for example the process described in U.S. Pat. No. 4,601,777.
- FIG. 6 illustrates one exemplary embodiment of a heater wafer 10 and a channel wafer 20 after a third step of one exemplary embodiment of a method according to this invention has been performed on the heater and channel wafers 10 and 20 .
- the remaining portion of the channel wafer 20 in the column dicing street 50 is removed by dicing.
- an opening 60 is formed in the channel wafer 20 that allows optical viewing of the dicing reference targets on the surface 12 of the heater wafer 10 by the dicing saw.
- FIG. 7 illustrates a top view of one exemplary embodiment of a channel wafer 20 after a third step of one exemplary embodiment of a method according to this invention has been performed on the heater and channel wafers 10 and 20 .
- FIG. 7 shows a plurality of unseparated thermal ink jet printhead dies, including unseparated thermal ink jet printhead dies 32 and 34 .
- a dicing reference target 90 is located on the surface 12 of the heater wafer 10 .
- the opening 60 in the column dicing street 50 between the unseparated thermal ink jet printhead dies 32 and 34 allows the dicing saw to optically view the dicing reference target 90 on the surface 12 of the heater wafer 10 .
- the opening 60 formed in the channel wafer 20 allows a fully automatic dicing saw to optically view the dicing reference targets when dicing in a direction perpendicular to the direction of the opening 60 through the bonded heater wafer 10 and channel wafer 20 to form a nozzle face.
- the fully automatic dicing saw is able to operate in a closed-loop mode.
- the fully automatic saw is able to use its pattern recognition feature to locate the reference targets and align the saw fully automatically to the wafer in the X,Y,Z and ⁇ directions.
- the fully automatic dicing saw is also able to use its kerf checking feature to determine how far from the selected dicing target the actual cut was made, and to adjust the next cut accordingly.
- the opening 60 formed in the channel wafer 20 enables fully automatic dicing of a plurality of bonded wafers with fully automatic cut placement control.
- the cut placement error can be roughly cut in half, from a standard deviation of approximately 4.5 ⁇ m to a standard deviation of approximately 2.0 ⁇ m.
- a liquid coolant such as water
- the coolant spray fills the opening 60 with coolant.
- the coolant can obscure the dicing reference targets.
- the opening 60 is, in various exemplary embodiments, made from about 500 ⁇ m to about 1000 ⁇ m wide. The size of such an opening 60 is very large by dicing standards. The large size of the opening 60 allows the coolant to be easily cleared from the opening by a forced air blow off generated by the dicing saw.
- the large kerf requires the use of more wafer space because all the column dicing streets need to be this wide to maintain wafer symmetry and compatibility with other wafer handling devices, such as wafer electrical probe stations.
- the space consumed by the large kerf wastes valuable real estate in the semiconductor wafer, and thus increases the cost of the individual dies, as well as making the dicing process more expensive due to the additional cuts needed.
- FIG. 8 illustrates one exemplary embodiment of a channel wafer after a fourth step of a second exemplary embodiment of a method according to this invention has been performed on the channel wafer.
- a standard size opening 70 is formed in the top wafer 20 .
- the wide opening 60 allows the coolant to be driven out of the opening 60 due to the extra large width of the opening 60 .
- a standard-width, or even a narrow-width, opening 70 is formed in the top wafer 20 .
- the coolant can be driven from the opening 70 without resorting to the techniques described above with respect to the wide opening 60 .
- the opening 70 includes a first side wall 72 , a second side wall 74 opposite first side wall 72 , and bottom wall 76 .
- At least one portion of at least one of the side wall 72 , the side wall 74 , and the bottom wall 76 is made “coolant-phobic”, i.e., nonwettable by the coolant.
- the at least one portion of the at least one of the side wall 72 , the side wall 74 , and the bottom wall 76 can be made coolant-phobic (i.e. nonwettable by the coolant) by any suitable process.
- one or more of the side wall 72 , the side wall 74 and/or the bottom wall 76 can be coated with a suitable coolant-phobic material or can be made “coolant-phobic” by plasma fluorination.
- a suitable coolant-phobic material or can be made “coolant-phobic” by plasma fluorination.
- one or more of the side wall 72 , the side wall 74 and/or the bottom wall 76 is made coolant-phobic by coating the one or more of the side wall 72 , the side wall 74 and/or the bottom wall 76 with a coolant-phobic material 78 .
- coolant-phobic material useable in the methods and bonded wafers processed according to this invention is RAIN-X®, which is commercially available.
- Other hydrophobic materials which may be used include fluorocarbons in a liquid solution, such as, for example, phenyltrimethoxysilane or (tridecafluoro-1,1,2,2-tetrahydrooctyl) triethoxysilane.
- the coolant-phobic material 78 can be flushed through the opening 70 by any suitable method.
- the coolant-phobic material 78 can be flushed through the opening 70 using a syringe with a narrow tip.
- the coolant-phobic material 78 quickly fills the opening 70 without spreading to the rest of the channel wafer 20 .
- the coolant-phobic material 78 does not overflow to the top of the channel wafer 20 using this technique.
- a light air flow can be used to drain the coolant-phobic material 78 to one side of the channel wafer 20 .
- a suitable washing agent such as acetone when the coolant-phobic material 78 is RAIN-X, is then flushed through the opening 70 to clear the opening 70 of excess coolant-phobic material 78 .
- the coolant is easily driven out of the opening 70 so that the fully automatic dicing saw can optically view the dicing reference targets on the surface of the heater wafer 10 .
- the opening 70 does not need to be as large as the extra-wide opening 60 used in the previous exemplary embodiments of the methods for allowing the fully automatic dicing saw to be able to view the dicing reference targets. This, in turn, requires less passes with the dicing saw to make the opening 70 relative to the extra-wide opening 60 , and prevents excessive waste of wafer real estate.
- FIGS. 9 and 10 illustrate flowcharts that outline exemplary embodiments of a method for dicing bonded wafers according to this invention.
- FIG. 9 illustrates a flowchart that outlines a first exemplary embodiment of a method for dicing bonded wafers according to this invention.
- control continues to step S 110 , where a partial-depth groove or pit is formed in a first wafer.
- step S 120 the first wafer is bonded to a set of at least one other wafer.
- step S 130 openings are formed in the first wafer by completing the partial-depth groove so that an opening is formed in the first wafer.
- step S 140 the set of bonded wafers are diced using the reference targets viewable through the opening in the first wafer. Control then continues to step S 150 , where the method ends.
- FIG. 10 illustrates a flowchart that describes another exemplary embodiment of an algorithm used to execute the various exemplary embodiments of the systems and methods of this invention.
- control continues to step S 210 , where a partial-depth groove or pit is formed in the first wafer.
- step S 220 the first wafer is bonded to a set of at least one other wafer.
- step S 230 openings are formed in the first wafer by completing the partial-depth groove so that openings are formed in the first wafer.
- step S 240 at least one surface of opening is coated with a coolant-phobic coating.
- step S 250 the set of bonded wafers are diced using the reference targets viewable through the opening in the first wafer. Control then continues to step S 260 , where the method ends.
Abstract
Description
- 1. Field of Invention
- This invention relates to methods of forming semiconductor structures.
- 2. Description of Related Art
- Semiconductor structures may be formed by bonding two wafers together and cutting the bonded wafers into individual semiconductor structures. For example, thermal ink jet printheads conventionally include a heater plate and a channel plate. The heater plate includes a surface having a plurality of resistive heating elements and passivated addressing electrodes. The surface of the heater plate having a plurality of resistive heating elements and passivated addressing electrodes is known as the electronic plane. A polymer layer containing fluidic passageways may be photopatterned on the surface of the heater wafer. Fluidic passageways or channels may also be formed on a surface of the channel plate. Several hundred corresponding heater die and channel die typically reside on the two respective wafers. The two corresponding bonded die are known collectively as a die module.
- Conventionally, thermal ink jet die modules are formed by producing sets of heating element arrays and associated addressing electrodes on a first silicon wafer. Alignment marks are placed on the first silicon wafer at predetermined locations by any suitable process, such as by deposition and patterning of a metallic layer. Corresponding sets of fluidic passageways and associated manifolds are produced in a second silicon wafer. Alignment features are etched in the second silicon wafer at corresponding predetermined locations. The two wafers are aligned via the respective etched and metallized alignment features on the two wafers, for example by using infrared illumination to view the alignment features on the two wafers. The two wafers are then bonded together and diced into many separate die modules.
- Cutting or dicing bonded wafers is often an important step in forming the individual semiconductor structures. The performance of the semiconductor structure may ultimately depend upon the accuracy of the dicing cut.
- For example, when forming individual thermal ink jet die modules, a dicing blade is used to dice the bonded silicon wafers into individual die. Dicing cuts are made to separate the various rows and columns of the two dimensional array of die modules. Dicing fiducial marks on the heater wafer are used as reference marks for positioning the cuts. In a side shooting printhead, some dicing cuts are made across grooves that form individual jetting channels. These grooves are formed either by photopatterning the polymer layer on the heater wafer or by etching the surface of the channel wafer. In these dicing cuts, the dicing blade creates a smooth nozzle surface having no chip defects. The position of the nozzle dicing cut is important because the dicing position affects the fluid dynamics of ink ejected from the nozzles. For example, the distance from the bubble nucleating heater to the front of the device affects the drop velocity and the drop volume. Ultimately, the quality of printed documents is impacted by the position of the nozzle dicing cut. Thus, improved control over cut position would achieve better jetting performance.
- Controlling the cut position on bonded silicon wafers depends on the positional or placement accuracy of the dicing saw used to create the nozzle surface. The cut placement accuracy depends on various factors, including index accuracy, operator/optical error, offset error, dicing blade cut consistency and angle of the cut. Cut placement accuracy can be affected by side forces generated when the dicing blade passes through the bonded wafer pair. These side forces can cause a row of die mounted on a material, such as a dicing tape, to shift on the material by as much as several microns. Cut placement accuracy can also be affected by blade bending, which can increase over time as the materials forming the dicing blade become fatigued due to repeated flexing. As blade bending and blade wear increase, the top edge of the cut no longer reflects the cut edge that is located, for example, at the electronic plane. The top edge of the cut may, in some instances, be 15 μm out of position from the cut at the electronic plane.
- Previously, for bonded wafer pairs, a single set of dicing fiducials on the electronic plane has been made visible by etching a corresponding opening all the way through the channel wafer. The conventional method for dicing such wafer pairs includes operating the dicing saw in an open loop mode using the single set of fiducials to line up the first cut. That is, the position of the dicing saw is not adjusted based on the previous cut and/or measurements made during the current cut. In fact, conventionally for bonded wafer pairs, the dicing saw can not make adjustments based on the previous cut because the cut position at the electronic plane can not be viewed optically. Although one could etch holes all the way through the channel wafer to view alignment features in each row to be diced, there are two problems with this approach: 1) The orientation dependent etching of the silicon channel wafer does not etch holes perpendicular to the wafer, but at an angle. In order to etch a hole large enough to see the dicing fiducial, the actual silicon real estate required is quite large, so that space is consumed that could otherwise be used for making die. 2) Dicing through the large etched holes can cause the blade to deflect, causing additional error in the cut position.
- Fully automatic saws are well known in the industry, but have not been used in dicing bonded wafer pairs because of the inability of fully automatic saws to optically view the cut position at the electronic plane. Some known dicing saws, such as the Disco640 and the Kulicke and Soffa 980, have pattern recognition, which enables the saw to locate reference targets and align the dicing blade with the wafer fully automatically in the X,Y,Z and θ directions. In addition, some saws have kerf check software, which enables these dicing saws to determine how far from the dicing target the actual cut was made. This value is used to calculate a Y-offset value for error correction for the next dicing cut. This combination of features enables the saw to correct for cut placement errors fully automatically and to provide more accurate cuts than the equivalent saw used in an open loop mode. However, these features are not presently useable in bonded wafer dicing because the row-by-row dicing targets are hidden from view at the electronic plane by the channel wafer.
- An alternative approach is views the electronic plane through the silicon channel wafer using an infrared camera. However, this approach has not allowed the complete use of the features of fully automatic saws. While the dicing reference targets can be viewed at infra-red wavelengths, the dicing cut edge can not be viewed. This is because the bevel produced by the dicing blade casts a broad shadow over the cut edge at the electronic plane. The shadow effectively masks the view of the cut edge, preventing the cut position from being accurately determined.
- This invention provides systems and methods that allow for improved accuracy in forming individual semiconductor devices from bonded wafers.
- This invention separately provides systems and methods that allow using certain features of fully automatic dicing saws that previously were not capable of being used in dicing bonded semiconductor wafers.
- This invention separately provides systems and methods that allow for fully automatic dicing saws to be used in a closed-loop mode.
- This invention separately provides systems and methods that allow for improved control over cut position when cutting thermal ink jet printhead nozzle faces to achieve improved ink jetting performance.
- This invention separately provides systems and methods that allow fully automatic dicing saws to optically view dicing reference targets at the electronic plane of bonded semiconductor wafers.
- This invention separately provides systems and methods that prevent coolant from obscuring dicing reference targets at the electronic plane of bonded semiconductor wafers.
- This invention separately provides systems and methods for forming a semiconductor structure from a first wafer and a second wafer.
- Various exemplary embodiments of the methods according to this invention comprise one or more of removing a first portion of a lower surface of the first wafer; bonding the lower surface of the first wafer to an upper surface of the second wafer; removing a second portion on an upper surface of the first wafer, such that an opening is formed in the first wafer that exposes at least one alignment reference target on the upper surface of the second wafer; optionally coating at least a portion of at least one of the surfaces that form the opening; and dicing the bonded first wafer and second wafer using the exposed at least one alignment reference target to form a semiconductor structure.
- These and other features and advantages of the invention are described in, or are apparent from, the following detailed description of various exemplary embodiments of the systems and methods according to this invention.
- Various exemplary embodiments of this invention will be described in detail, with reference to the following figure, wherein:
- FIG. 1 illustrates a pair of wafers used to form multiple die modules for thermal ink jet printheads;
- FIG. 2 illustrates a sectional view of a portion of a heater wafer;
- FIG. 3 illustrates a sectional view of a portion of a channel wafer;
- FIG. 4 illustrates one exemplary embodiment of a channel wafer after a first step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer;
- FIG. 5 illustrates one exemplary embodiment of a channel wafer after a second step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer;
- FIG. 6 illustrates one exemplary embodiment of a channel wafer after a third step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer;
- FIG. 7 illustrates a top view of one exemplary embodiment of a channel wafer after a third step of one exemplary embodiment of a method according to this invention has been performed on the heater and channel wafers.
- FIG. 8 illustrates one exemplary embodiment of a channel wafer after a fourth step of one exemplary embodiment of a method according to this invention has been performed on the channel wafer.
- FIG. 9 is a flowchart outlining a first exemplary embodiment of a method for dicing bonded wafers according to this invention.
- FIG. 10 is a flowchart outlining a second exemplary embodiment of a method for dicing bonded wafers according to this invention.
- Exemplary embodiments of the methods according to this invention provide a method of forming semiconductor structures from two wafers. The various exemplary embodiments of the methods according to this invention achieve more precise formation of semiconductor structures.
- For example, the various exemplary embodiments of the methods according to this invention enable using certain features of fully automatic dicing saws that previously were not capable of being used for bonded wafer pairs. These features of the fully automatic dicing saw may include pattern recognition, which enables the saw to locate reference targets and align the wafers fully automatically before dicing. These features may also include kerf checking, which enables the saw to determine how far from the dicing target the actual cut was made so that the fully automatic dicing saw can adjust the next cut accordingly. Exemplary embodiments of the methods according to this invention allow fully automatic saws to operate in a closed-loop mode, so that factors such as blade bending, blade wear, or movement of the dicing target due to side forces generated by the dicing saw can be taken into account and adjusted for from cut to cut.
- FIGS.1-7 illustrate various steps in a first exemplary embodiment of the methods of forming semiconductor structures according to this invention. In this first exemplary embodiment, a thermal ink jet die module is formed. However, the methods according to this invention can also be used to form any other known or later-developed semiconductor structures.
- FIG. 1 illustrates a plurality of wafers used to form a set of bonded semiconductor wafers. Such bonded semiconductor wafers can be used, for example, to form thermal ink jet printhead die modules. Accordingly, the following description of various exemplary embodiments of the systems and methods according to this invention will refer to such thermal ink jet die modules. However, it should be appreciated that the systems and methods of this invention can be used with any set of two or more bonded semiconductor wafers, regardless of the ultimate functionality or use of the resulting dies.
- Thus, for thermal ink jet printhead die modules, the plurality of wafers includes a
heater wafer 10 and achannel wafer 20. Theheater wafer 10 and thechannel wafer 20 are typically silicon wafers. However, it should be understood that the wafers can be made of any other suitable semiconductor material, such as, for example, gallium arsenide. Both theheater wafer 10 and thechannel wafer 20 are typically divided into areas corresponding to individual thermal ink jet printhead die modules. FIG. 1 shows theheater wafer 10 divided intoindividual die areas 12 and thechannel wafer 20 divided intoindividual die areas 22. - FIG. 2 is a sectional view showing a portion of the
heater wafer 10 in an area between twoindividual die areas 12 a and 12 b on theheater wafer 10. Theheater wafer 10 includes abottom surface 14 and anupper surface 16. An electrically insulating layer (not shown) is deposited on one or both of thebottom surface 14 and theupper surface 16. The electrically insulating layer comprises a combination of one or more suitable electrically insulating material that can be deposited on theheater wafer 10. For example, the insulating material can be silicon dioxide or silicon nitride. The insulating material can be formed on the heater wafer by any suitable process. - A plurality of linear arrays of resistors or
heating elements 18 and associated addressing electrodes (not shown) are formed on the insulating layer on theupper surface 16. Each linear array ofheating elements 18 corresponds to anindividual die area 12. In FIG. 2, a first group of heating elements 18 a corresponds to the individual die area 12 a and a second group of heating elements 18 b corresponds to theindividual die area 12 b. Non-die areas, or “streets”, 19 are provided between theindividual die areas 12 on which noheating elements 18 are formed. FIG. 2 shows astreet 19 between theindividual die areas 12 a and 12 b. Reference targets, as shown in FIG. 7, are formed within thestreet 19. In various exemplary embodiments, eachheating element 18 is selectively addressable through the addressing electrodes. - A
photopatternable film layer 15 is formed on theupper surface 12 of theheater wafer 10. Thephotopatternable film layer 15 may be any suitable polymer, such as a polyimide. Thephotopatternable film layer 15 can be formed, for example, by any suitable deposition process, such as putting liquid precursor material in solvent onto a wafer which is then rapidly rotated on a spinner in order to form a thin flat layer. Thephotopatternable film layer 15 is patterned for etch removal at selected locations to expose the heating elements 18 a and 18 b formed on theheater wafer 10. FIG. 2 shows thephotopatternable film layer 15 removed between and above theheating elements 18. - FIG. 3 is a sectional view showing a portion of the
channel wafer 20 including a non-die, or street,area 25 between twoindividual die areas 22 a and 22 b on thechannel wafer 20. Thechannel wafer 20 includeschannels 24 formed on alower surface 23. Thechannels 24 can have various shapes, such as, for example, triangular or rectangular shapes. Thechannels 24 may be formed by any suitable method, such as by etching thechannel wafer 20 using any suitable etching process. Thechannel wafer 20 has astreet 25 that corresponds to thestreet 19 of theheater wafer 10. Optionally, the polymer film, rather than thechannel wafer 20, can be patterned to form fluidic channels. - Conventionally, a plurality of thermal ink jet printhead dies are formed by aligning and bonding together the
heater wafer 10 and thechannel wafer 20. Eachchannel 24 is aligned above aheater element 18 of theheater wafer 10. Theheater wafer 10 and thechannel wafer 20 are bonded together so that thefilm layer 15 is sandwiched between theheater wafer 10 and thechannel wafer 20 and eachchannel 24 is opposite acorresponding heating element 18. The bondedwafers wafers surface 12 of theheater wafer 10 are hidden from view once theheater wafer 10 and thechannel wafer 20 are bonded together. One set of dicing reference marks is made visible to align the first cut. Thereafter, the saw simply cuts each row at a preprogrammed distance from the previous cut. Thus, the dicing saw is operated in an open-loop mode, making cut accuracy difficult. - The various exemplary embodiments of the systems and methods of this invention, including the exemplary embodiment illustrated in FIGS.4-6, allow for the dicing saw to be used in a closed-loop mode.
- FIG. 4 illustrates one exemplary embodiment of a
channel wafer 20 after a first step of one exemplary embodiment of a method according to this invention has been performed on thechannel wafer 20. In this first step, material is removed from thelower surface 23 of thechannel wafer 20 in thestreet 25. In various exemplary embodiments, an opening, such as agroove 40, or in other exemplary embodiments, a pit, is formed in thesurface 23 of thechannel wafer 20. That is, a groove can be considered as a pit having one elongated dimension. In other words, the groove is one species of the more generic term “pit”. The groove orpit 40, can be formed by any suitable material removing method, such as cutting or etching during the channel wafer fabrication process. The groove orpit 40 typically has a width w of from about 0.2 mm to about 1.0 mm. The groove orpit 40 can be formed at a depth d ranging from about 10% to 50% of the wafer thickness. - FIG. 5 illustrates one exemplary embodiment of a
heater wafer 10 and achannel wafer 20 after a second step of one exemplary embodiment of a method according to this invention has been performed on the heater andchannel wafers heater wafer 10 and thechannel wafer 20 between a pair of unseparated thermal ink jet printhead dies 32 and 34. Thecolumn dicing street 50 includes thestreets channels 24 in thechannel plate 20. In this second step, thechannel wafer 20 is aligned with and bonded to theheater wafer 10, such that thefilm layer 15 is sandwiched between theheater wafer 10 and thechannel wafer 20. Thechannel wafer 20 and theheater wafer 10 can be bonded together by any suitable technique, such as, for example the process described in U.S. Pat. No. 4,601,777. - FIG. 6 illustrates one exemplary embodiment of a
heater wafer 10 and achannel wafer 20 after a third step of one exemplary embodiment of a method according to this invention has been performed on the heater andchannel wafers channel wafer 20 in thecolumn dicing street 50 is removed by dicing. By removing the material in thecolumn dicing street 50 of only thechannel wafer 20, anopening 60 is formed in thechannel wafer 20 that allows optical viewing of the dicing reference targets on thesurface 12 of theheater wafer 10 by the dicing saw. - FIG. 7 illustrates a top view of one exemplary embodiment of a
channel wafer 20 after a third step of one exemplary embodiment of a method according to this invention has been performed on the heater andchannel wafers reference target 90 is located on thesurface 12 of theheater wafer 10. Theopening 60 in thecolumn dicing street 50 between the unseparated thermal ink jet printhead dies 32 and 34 allows the dicing saw to optically view thedicing reference target 90 on thesurface 12 of theheater wafer 10. - The
opening 60 formed in thechannel wafer 20 allows a fully automatic dicing saw to optically view the dicing reference targets when dicing in a direction perpendicular to the direction of theopening 60 through the bondedheater wafer 10 andchannel wafer 20 to form a nozzle face. Thus, the fully automatic dicing saw is able to operate in a closed-loop mode. The fully automatic saw is able to use its pattern recognition feature to locate the reference targets and align the saw fully automatically to the wafer in the X,Y,Z and θ directions. The fully automatic dicing saw is also able to use its kerf checking feature to determine how far from the selected dicing target the actual cut was made, and to adjust the next cut accordingly. - The
opening 60 formed in thechannel wafer 20 enables fully automatic dicing of a plurality of bonded wafers with fully automatic cut placement control. In various exemplary embodiments, by forming theopening 60 in the top bonded wafer, the cut placement error can be roughly cut in half, from a standard deviation of approximately 4.5 μm to a standard deviation of approximately 2.0 μm. - During dicing the plurality of bonded wafers to form the individual dies, a liquid coolant, such as water, is often sprayed into the cutting area to cool the dicing blade. The coolant spray fills the
opening 60 with coolant. The coolant can obscure the dicing reference targets. To prevent the coolant from obscuring the dicing reference targets, theopening 60 is, in various exemplary embodiments, made from about 500 μm to about 1000 μm wide. The size of such anopening 60 is very large by dicing standards. The large size of theopening 60 allows the coolant to be easily cleared from the opening by a forced air blow off generated by the dicing saw. To generate a kerf this large, two to four passes with a dicing blade are needed. The large kerf requires the use of more wafer space because all the column dicing streets need to be this wide to maintain wafer symmetry and compatibility with other wafer handling devices, such as wafer electrical probe stations. The space consumed by the large kerf wastes valuable real estate in the semiconductor wafer, and thus increases the cost of the individual dies, as well as making the dicing process more expensive due to the additional cuts needed. - FIG. 8 illustrates one exemplary embodiment of a channel wafer after a fourth step of a second exemplary embodiment of a method according to this invention has been performed on the channel wafer. As shown in FIG. 8, in this second exemplary embodiment of the methods according to this invention, rather than forming the
wide opening 60 in thetop wafer 20, astandard size opening 70 is formed in thetop wafer 20. As discussed above, thewide opening 60 allows the coolant to be driven out of theopening 60 due to the extra large width of theopening 60. - In contrast, in this second exemplary embodiment of the methods for forming semiconductor bonded wafer dies according to this invention, a standard-width, or even a narrow-width, opening70 is formed in the
top wafer 20. As discussed below, by properly treating one or more surfaces of theopening 70, the coolant can be driven from theopening 70 without resorting to the techniques described above with respect to thewide opening 60. - As shown in FIG. 8, the
opening 70 includes a first side wall 72, asecond side wall 74 opposite first side wall 72, and bottom wall 76. At least one portion of at least one of the side wall 72, theside wall 74, and the bottom wall 76 is made “coolant-phobic”, i.e., nonwettable by the coolant. The at least one portion of the at least one of the side wall 72, theside wall 74, and the bottom wall 76 can be made coolant-phobic (i.e. nonwettable by the coolant) by any suitable process. For example, one or more of the side wall 72, theside wall 74 and/or the bottom wall 76 can be coated with a suitable coolant-phobic material or can be made “coolant-phobic” by plasma fluorination. In various exemplary embodiments, as illustrated in FIG. 7, one or more of the side wall 72, theside wall 74 and/or the bottom wall 76 is made coolant-phobic by coating the one or more of the side wall 72, theside wall 74 and/or the bottom wall 76 with a coolant-phobic material 78. When the coolant is water or an aqueous material, one exemplary embodiment of a suitable nonwettable, or coolant-phobic, material useable in the methods and bonded wafers processed according to this invention is RAIN-X®, which is commercially available. Other hydrophobic materials which may be used include fluorocarbons in a liquid solution, such as, for example, phenyltrimethoxysilane or (tridecafluoro-1,1,2,2-tetrahydrooctyl) triethoxysilane. The coolant-phobic material 78 can be flushed through theopening 70 by any suitable method. For example, the coolant-phobic material 78 can be flushed through theopening 70 using a syringe with a narrow tip. The coolant-phobic material 78 quickly fills theopening 70 without spreading to the rest of thechannel wafer 20. The coolant-phobic material 78 does not overflow to the top of thechannel wafer 20 using this technique. A light air flow can be used to drain the coolant-phobic material 78 to one side of thechannel wafer 20. A suitable washing agent, such as acetone when the coolant-phobic material 78 is RAIN-X, is then flushed through theopening 70 to clear theopening 70 of excess coolant-phobic material 78. - In various exemplary embodiments, as illustrated in FIG. 8, the coolant is easily driven out of the
opening 70 so that the fully automatic dicing saw can optically view the dicing reference targets on the surface of theheater wafer 10. Thus, theopening 70 does not need to be as large as theextra-wide opening 60 used in the previous exemplary embodiments of the methods for allowing the fully automatic dicing saw to be able to view the dicing reference targets. This, in turn, requires less passes with the dicing saw to make theopening 70 relative to theextra-wide opening 60, and prevents excessive waste of wafer real estate. - FIGS. 9 and 10 illustrate flowcharts that outline exemplary embodiments of a method for dicing bonded wafers according to this invention.
- FIG. 9 illustrates a flowchart that outlines a first exemplary embodiment of a method for dicing bonded wafers according to this invention. Beginning in step S100, control continues to step S110, where a partial-depth groove or pit is formed in a first wafer. Then, in step S120, the first wafer is bonded to a set of at least one other wafer. Next, in step S130, openings are formed in the first wafer by completing the partial-depth groove so that an opening is formed in the first wafer. Then, in step S140, the set of bonded wafers are diced using the reference targets viewable through the opening in the first wafer. Control then continues to step S150, where the method ends.
- FIG. 10 illustrates a flowchart that describes another exemplary embodiment of an algorithm used to execute the various exemplary embodiments of the systems and methods of this invention. Beginning in step S200, control continues to step S210, where a partial-depth groove or pit is formed in the first wafer. Then, in step S220, the first wafer is bonded to a set of at least one other wafer. Next, in step S230, openings are formed in the first wafer by completing the partial-depth groove so that openings are formed in the first wafer. Then, in step S240, at least one surface of opening is coated with a coolant-phobic coating. Next, in step S250, the set of bonded wafers are diced using the reference targets viewable through the opening in the first wafer. Control then continues to step S260, where the method ends.
- It should be appreciated that, while the preceding description of the systems and methods of this invention has been made with respect to the
heater wafer 10 and thechannel wafer 20, the systems and methods according to this invention can be used with any semiconductor structures that use two or more bonded wafers where the dicing fiducials are located in the interior regions of the two or more bonded wafers. - While this invention has been described in conjunction with the specific exemplary embodiments outlined above, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the exemplary embodiments of the invention, as set forth above, are intended to be illustrative, not limiting. Various changes may be made without departing from the spirit and scope of the invention.
Claims (34)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/749,692 US6436793B1 (en) | 2000-12-28 | 2000-12-28 | Methods of forming semiconductor structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/749,692 US6436793B1 (en) | 2000-12-28 | 2000-12-28 | Methods of forming semiconductor structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020086452A1 true US20020086452A1 (en) | 2002-07-04 |
US6436793B1 US6436793B1 (en) | 2002-08-20 |
Family
ID=25014772
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/749,692 Expired - Fee Related US6436793B1 (en) | 2000-12-28 | 2000-12-28 | Methods of forming semiconductor structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US6436793B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080305616A1 (en) * | 2007-06-07 | 2008-12-11 | Paul Clawson | Die Singulation Methods |
WO2010063744A1 (en) * | 2008-12-02 | 2010-06-10 | Oce-Technologies B.V. | Method of manufacturing an ink jet print head |
DE102005000891B4 (en) * | 2005-01-07 | 2013-09-12 | Robert Bosch Gmbh | Process for producing a structured wafer |
JP2016186957A (en) * | 2015-03-27 | 2016-10-27 | 株式会社東京精密 | Calf depth measuring apparatus |
US20170148691A1 (en) * | 2007-06-19 | 2017-05-25 | Micron Technology, Inc. | Methods and systems for imaging and cutting semiconductor wafers and other semiconductor workpieces |
DE102018215397B4 (en) * | 2017-09-13 | 2021-04-01 | Disco Corporation | METHOD OF MAKING A STACKED WAFER CONSTRUCTION |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7146064B2 (en) * | 2001-12-21 | 2006-12-05 | Gsi Group Corporation | System and method for producing optical circuits |
US20030118268A1 (en) * | 2001-12-21 | 2003-06-26 | Christopher Wimperis | System and method for producing optical circuits |
US6955976B2 (en) * | 2002-02-01 | 2005-10-18 | Hewlett-Packard Development Company, L.P. | Method for dicing wafer stacks to provide access to interior structures |
US20050093911A1 (en) * | 2003-11-04 | 2005-05-05 | Fuji Xerox Co., Ltd. | Systems and methods for making defined orifice structures in fluid ejector heads and defined orifice structures |
US20060258051A1 (en) * | 2005-05-10 | 2006-11-16 | Texas Instruments Incorporated | Method and system for solder die attach |
US7662669B2 (en) * | 2007-07-24 | 2010-02-16 | Northrop Grumman Space & Mission Systems Corp. | Method of exposing circuit lateral interconnect contacts by wafer saw |
TW201243930A (en) * | 2011-04-21 | 2012-11-01 | Lingsen Precision Ind Ltd | Wafer dicing method |
TWI645479B (en) | 2015-05-13 | 2018-12-21 | 財團法人工業技術研究院 | Bonding structure, method for manufacturing thereof, and die structure |
US9905466B2 (en) * | 2016-06-28 | 2018-02-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer partitioning method and device formed |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5306370A (en) * | 1992-11-02 | 1994-04-26 | Xerox Corporation | Method of reducing chipping and contamination of reservoirs and channels in thermal ink printheads during dicing by vacuum impregnation with protective filler material |
US5620614A (en) * | 1995-01-03 | 1997-04-15 | Xerox Corporation | Printhead array and method of producing a printhead die assembly that minimizes end channel damage |
US5965933A (en) * | 1996-05-28 | 1999-10-12 | Young; William R. | Semiconductor packaging apparatus |
-
2000
- 2000-12-28 US US09/749,692 patent/US6436793B1/en not_active Expired - Fee Related
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005000891B4 (en) * | 2005-01-07 | 2013-09-12 | Robert Bosch Gmbh | Process for producing a structured wafer |
US20080305616A1 (en) * | 2007-06-07 | 2008-12-11 | Paul Clawson | Die Singulation Methods |
US7825010B2 (en) | 2007-06-07 | 2010-11-02 | Micron Technology, Inc. | Die singulation methods |
US20170148691A1 (en) * | 2007-06-19 | 2017-05-25 | Micron Technology, Inc. | Methods and systems for imaging and cutting semiconductor wafers and other semiconductor workpieces |
US11450577B2 (en) * | 2007-06-19 | 2022-09-20 | Micron Technology, Inc. | Methods and systems for imaging and cutting semiconductor wafers and other semiconductor workpieces |
WO2010063744A1 (en) * | 2008-12-02 | 2010-06-10 | Oce-Technologies B.V. | Method of manufacturing an ink jet print head |
US20110217797A1 (en) * | 2008-12-02 | 2011-09-08 | Westland Alex N | Method of manufacturing an ink jet print head |
US8268647B2 (en) | 2008-12-02 | 2012-09-18 | Oce-Technologies B.V. | Method of manufacturing an ink jet print head |
JP2016186957A (en) * | 2015-03-27 | 2016-10-27 | 株式会社東京精密 | Calf depth measuring apparatus |
DE102018215397B4 (en) * | 2017-09-13 | 2021-04-01 | Disco Corporation | METHOD OF MAKING A STACKED WAFER CONSTRUCTION |
Also Published As
Publication number | Publication date |
---|---|
US6436793B1 (en) | 2002-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6436793B1 (en) | Methods of forming semiconductor structure | |
EP0359417B1 (en) | Fabrication of silicon structures by single side, multiple step etching process | |
US4851371A (en) | Fabricating process for large array semiconductive devices | |
US4961821A (en) | Ode through holes and butt edges without edge dicing | |
US5620614A (en) | Printhead array and method of producing a printhead die assembly that minimizes end channel damage | |
TWI432334B (en) | Self-aligned precision datums for array die placement | |
JPH02229050A (en) | Method for manufacturing ink-jet print head | |
CA2047804C (en) | Thermal ink jet printhead with pre-diced nozzle face and method of fabrication therefor | |
JPH05201006A (en) | Manufacture of semiconductor device | |
US8091234B2 (en) | Manufacturing method for liquid discharge head substrate | |
US10029466B2 (en) | Ink-jet recording head, recording element substrate, method for manufacturing ink-jet recording head, and method for manufacturing recording element substrate | |
EP2202076B1 (en) | Liquid discharge head and method of manufacturing the liquid discharge head | |
US20060016073A1 (en) | Slotted substrates and techniques for forming same | |
JPH07156409A (en) | Ink jet printing head with integrally formed flow path structure and its production | |
US7241664B2 (en) | Alignment mark forming method, substrate in which devices are formed, and liquid discharging head using substrate | |
US8268647B2 (en) | Method of manufacturing an ink jet print head | |
JP2008162110A (en) | Inkjet head, manufacturing method for inkjet head and wiring substrate for mounting head chip | |
KR20060114639A (en) | Pattern forming apparatus and method of manufacturing the same | |
KR20020066972A (en) | Ink jet recording device and method of manufacturing silicon structure | |
JP4163075B2 (en) | Nozzle plate manufacturing method | |
JP3604953B2 (en) | Method of manufacturing element substrate for liquid jet recording head and method of manufacturing liquid jet recording head | |
JP2003291356A (en) | Method for manufacturing ink jet head | |
JP2006218677A (en) | Method for manufacturing inkjet head, heater board and its manufacturing method | |
JP2005138589A (en) | Method for forming liquid ejector equipment and liquid ejector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: XEROX CORPORATION, CONNECTICUT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KNEEZEL, GARY A.;KUHMAN, DANIEL E.;ORMOND, BRIAN T.;AND OTHERS;REEL/FRAME:011689/0384;SIGNING DATES FROM 20010102 TO 20010115 |
|
AS | Assignment |
Owner name: BANK ONE, NA, AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:013111/0001 Effective date: 20020621 Owner name: BANK ONE, NA, AS ADMINISTRATIVE AGENT,ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:013111/0001 Effective date: 20020621 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, TEXAS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:015134/0476 Effective date: 20030625 Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT,TEXAS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:015134/0476 Effective date: 20030625 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140820 |
|
AS | Assignment |
Owner name: XEROX CORPORATION, CONNECTICUT Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO BANK ONE, N.A.;REEL/FRAME:061388/0388 Effective date: 20220822 Owner name: XEROX CORPORATION, CONNECTICUT Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO JPMORGAN CHASE BANK;REEL/FRAME:066728/0193 Effective date: 20220822 |