US20020081783A1 - Uniform current distribution scr device for high voltage esd protection - Google Patents

Uniform current distribution scr device for high voltage esd protection Download PDF

Info

Publication number
US20020081783A1
US20020081783A1 US10043793 US4379302A US2002081783A1 US 20020081783 A1 US20020081783 A1 US 20020081783A1 US 10043793 US10043793 US 10043793 US 4379302 A US4379302 A US 4379302A US 2002081783 A1 US2002081783 A1 US 2002081783A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
diffusion
well
substrate
parasitic
scr
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10043793
Other versions
US6459127B1 (en )
Inventor
Jian-Hsing Lee
Kuo-Chio Liu
Bing-Lung Liao
Jiaw-Ren Shih
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co (TSMC) Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co (TSMC) Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements

Abstract

NMOS transistors for a high voltage process are protected from electrostatic discharge (ESD) by parasitic SCRs, where the two NMOS transistors and the two SCRs are designed to be in a completely symmetrical arrangement so that the currents in the components of the SCRs are completely uniform. This symmetry is achieved by adding a p+ diffusion to the source of one of the NMOS transistors. The added p+ diffusion guarantees that the resistance seen by both SCRs is identical. This insures even current distribution between both SCRs and thereby improves the high voltage characteristics of the ESD device.

Description

  • RELATED PATENT APPLICATION [0001]
  • TSMC98-527, A COMBINED NMOS AND SCR ESD PROTECTION DEVICE title filing date:______, Serial number:______, assigned to a common assignee.[0002]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0003]
  • The invention relates to the protection of integrated circuits from electrostatic discharge (ESD), and more particularly to the protection of high voltage NMOS transistors by parasitic silicon controlled rectifiers (SCR) which carry equal currents. [0004]
  • 2. Description of the Related Art [0005]
  • The protection of integrated circuits from electrostatic discharge (ESD) is a subject which has received a lot of attention from circuit designers because of the serious damage that ESD can wreak as device dimensions are reduced. Workers in the field and inventors have proposed many solutions, many trying to solve the problem of protecting sub-micron devices while still allowing them to function unencumbered and without undue, or zero, increase of silicon real estate. The main thrust of ESD protection for MOS devices is focused on the use of parasitic npn and pnp bipolar transistors which together form a lateral silicon controlled rectifier (SCR). Unwanted as this SCR normally is, it can safely discharge dangerous ESD voltages as long as its trigger voltage is low enough to protect those MOS devices of which it is a part. [0006]
  • The following publications discuss lateral SCR structures for ESD protection circuits: [0007]
  • “Lateral SCR Devices with Low-Voltage High-Current Triggering Characteristics for Output ESD Protection in Submicron CMOS Technology,” Ker, IEEE Transactions On Electron Devices, Vol.45, No.4, April 1999, pp.849-860. [0008]
  • “Grounded-Gate nMos Transistor Behavior Under CDM ESD Stress Conditions,” Verhaege et al., IEEE Transactions On Electron Devices, Vol.44, No.11, November1997, pp. 1972-1980. [0009]
  • “Design Methodology and Optimization of Gate-Driven NMOS ESD Protection Circuits in Submicron CMOS Processes,” Chen et al., IEEE Transactions On Electron Devices, Vol.45, No.12, December 1998, pp. 2448-2456. [0010]
  • “The State of the Art of Electrostatic Discharge Protection: Physics, Technology, Circuits, Design, Simulation, and Scaling,” Voldman, IEEE Journal of Solid-State Circuits, Vol.34, No.9, September 1999, pp.1272-1282. [0011]
  • “The Mirrored Lateral SCR (MILSCR) as an ESD Protection Structure: Design and Optimization Using 2-D Device Simulation,” Delage et al., IEEE Journal of Solid-State Circuits, Vol.34, No.9, September 1999, pp.1283-1289. [0012]
  • FIG. 1 is a cross-sectional schematic of a high voltage protection device layout of the prior art and FIG. 2 is the equivalent circuit. FIG. 1 shows a semiconductor wafer [0013] 100 with a p-substrate 102 having two n-wells 104, and 105, where n-wells 104 and 105 are NMOS drains. Implanted in n-well 104 are n+ diffusions 106, 108, and p+ diffusion 110 (all connected together via connection 122). Implanted into p-substrate 102 are p+ diffusion 112 and n+ diffusion 114 to one side of n-well 106, and n+ diffusion 116 to the other side of n-well 104. Diffusions 112, 114, and 116 are all connected to a reference potential 124 (typically ground). NMOS transistor T1 is formed by n-well 104, n+ diffusion 114 (source), and gate 118. NMOS transistor T2 is formed by n-well 104, n+ diffusion 116 (source), and gate 120. SCR1 consists of parasitic bipolar pnp transistor Q1 and parasitic bipolar npn transistor Q2 which are formed by p-substrate 102, n-well 104 and diffusions 110, and 114. SCR2 consists of parasitic bipolar pnp transistor Q1 and parasitic bipolar npn transistor Q3 which are formed by p-substrate 102, n-well 104 and diffusions 108, and 116. Resistors R1, R3′ and R3″ are equivalent resistors for the intrinsic resistance of the p-substrate 102 material. Resistors R2, and R4 are equivalent resistors for the intrinsic resistance of the n-well 104 material. Another set of NMOS transistors are arranged in a mirror image around n+ diffusion 116.
  • FIG. 2, the equivalent circuit of FIG. 1, shows typical parasitic silicon controlled rectifiers SCR[0014] 1 and SCR2, which are comprised of Q1, Q2, R1 and R2, and Q1, Q2, R3′ and R4, respectively. Note that in the figures like parts are identified by like numerals. Connected in parallel between connection 122 and reference potential 124 are shown the NMOS transistors T1 and to T2 which are protected by the action of the SCRs. Note that SCR1 sees a different resistance (R1) than SCR 2 (R1+R3′, where R3′ is between Nodes A and B). Therefore SCR2 turns on easier and has to dissipate more current than SCR1. The non-uniform current distribution is very undesirable, because it limits the maximum voltage that the ESD protection device can withstand. The number of NMOS transistors is not limited to the two shown but depends on the current capacity desired and may be more than two as indicated in FIG. 1.
  • Other related art is described in the following U.S. Patents which propose low voltage lateral SCRs (LVTSCR), modified lateral SCRs (MLSCR), PMOS-trigger lateral SCRs (PTLSCR), NMOS-trigger lateral SCRs (NTLSCR), and modified PTLSCRs and NTLSCRs to control electrostatic discharge: [0015]
  • U.S. Pat. No. 5,959,820 (Ker et al.) describes a cascode low-voltage triggered SCR and ESD protection circuit. [0016]
  • U.S. Pat. No. 5,905,288 (Ker) describes an output ESD protection circuit with high-current-triggered lateral SCR. [0017]
  • U.S. Pat. No. 5,872,379 (Lee) describes a low voltage turn-on SCR for ESD protection. [0018]
  • U.S. Pat. No. 5,754,381 (Ker) provides a modified PTLSCR and NTLSCR, and bypass diodes for protection of the supply voltage and output pad of an output buffer. [0019]
  • The trigger voltage is the low snap-back trigger voltage of a short-channel PMOS (NMOS) device. [0020]
  • U.S. Pat. No. 5,754,380 (Ker et al.) is similar to U.S. Pat. No. 5,754,381 above but without bypass diodes. The invention requires a smaller layout area than conventional CMOS output buffers with ESD protection. [0021]
  • U.S. Pat. No. 5,745,323 (English et al.) shows several embodiments for protecting semiconductor switching devices by providing a PMOS transistor which turns on when an electrostatic discharge occurs at the output of the circuit. [0022]
  • U.S. Pat. No. 5,576,557 (Ker et al.) provides ESD protection for sub-micron CMOS devices supplying discharge paths at V[0023] dd and Vss using two LVTSCRs. In addition a PMOS device is used in conjunction with one LVTSCR and an NMOS device with the other LVTSCR. Inclusion of the PMOS and NMOS devices allows lowering of the trigger voltage to 11-13 Volt.
  • U.S. Pat. No. 5,572,394 (Ker et al.) describes a CMOS on-chip four-LVTSCR ESD protection scheme for use in Deep submicron CMOS integrated circuits. [0024]
  • U.S. Pat. N[0025] 0. 5,455,436 (Cheng) describes an SCR ESD protection circuit with a non-LDD NMOS structure with a lower avalanche breakdown level than the LDD NMOS device of an output buffer.
  • It should be noted that none of the above-cited examples of the related art provide a symmetrical layout of components of the ESD device with a resultant uniform distribution of currents in the parasitic SCRs and thus achieving a combination of high [0026]
  • Human Body Model (HBM) ESD Passing Voltage equal to the machine limit of 8 kVolt and a Machine Model voltage of 800V/850 Volt. [0027]
  • SUMMARY OF THE INVENTION
  • It is an object of the present invention to provide an ESD device for protecting NMOS high power transistors where the SCR protection device and the NMOS transistors are integrated. [0028]
  • Another object of the present invention is to provide uniform current distribution in the parasitic SCRs associated with the NMOS transistors to provide increased ESD protection limits for the NMOS circuits. [0029]
  • A further object of the present invention is to provide HBM ESD Passing Voltage which equals the machine limit of 8,000 Volt. [0030]
  • A yet further object of the present invention is to provide Machine Model ESD Voltage with a pass/fail range of 800/850 Volt. [0031]
  • These objects have been achieved by designing the ESD device with its two NMOS transistors and its attendant parasitic SCRs in a completely symmetrical arrangement so that the currents are completely uniform in the components which are symmetrical (such as resistors and parasitic bipolar transistor). This symmetry is achieved specifically by adding a p+ diffusion to the source of one of the NMOS transistors. The added p+ diffusion insures that the resistance seen by both SCRs is the same, thus insuring that the current through both SCRs is identical, thereby creating identical turn-on conditions for both SCRs.[0032]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view of NMOS transistors and their associated parasitic SCRs of the prior art. [0033]
  • FIG. 2 is an equivalent circuit diagram of FIG. 1. [0034]
  • FIG. 3 is a cross-sectional view of NMOS transistors with their associated parasitic SCRs (showing the symmetric layout of parasitic resistors R[0035] 1 and R3) of the preferred embodiment of the present invention.
  • FIG. 4 is an equivalent circuit diagram of FIG. 3. [0036]
  • FIG. 5 is a block diagram of the method of the invention.[0037]
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • We now describe the preferred embodiment of an integrated circuit and a method of fabrication of an electrostatic discharge (ESD) device where the latter is part of high voltage NMOS transistors and where the ESD device, in the form of two parasitic SCRs, is integrated with these NMOS transistors. [0038]
  • Referring now to FIG. 3, we show the preferred embodiment of the present invention. FIG. 3 is a cross-sectional view of two n-channel metal oxide semiconductor (NMOS) transistors with two parasitic silicon controlled rectifiers (SCR), where the SCRs are created by p+ diffusion [0039] 110 in NMOS drain 104. Similar to FIG. 1, the number of NMOS transistors is not limited to the two NMOS transistors discussed(T1 and T2). A second set of NMOS transistors can be realized by mirror imaging (around p+ diffusion 113) the layout of transistors T1 and T2. FIG. 3 shows two additional NMOS transistors and associated parasitic SCR ESD protection devices (SCR3, SCR4) which are duplicated by mirroring around the third p+ diffusion 113. It is obvious to those skilled in the art that any number of ESD protection devices can be created similarly to meet the current requirements of the circuit. In the figures (FIGS. 1, 2, 3, and 4) like parts are identified by like numerals.
  • In FIG. 3, the ESD protection and the high voltage NMOS transistors comprise a semiconductor wafer [0040] 100 with a p-substrate 102 with n-well 104 formed in the p-substrate. N-well 104 forms the drain of first and second NMOS transistors T1 and T2.
  • First and second n+ diffusions [0041] 106, 108 are implanted in n-well 104. Between diffusions 106 and 108 is implanted a first p+ diffusion 108. Second and third p+ diffusion 112, 113 are implanted in p-substrate 102 at opposite sides of n-well 104. A third n+ diffusion 114 is implanted in the p-substrate between n-well 104 and second p+ diffusion 112, the third n+ diffusion 114 representing the source of first NMOS transistor T1. A fourth n+ diffusion 116 is implanted in the p-substrate between n-well 104 and third p+ diffusion 113, the fourth n+ diffusion 116 representing the source of the second NMOS transistor T2. A first gate 118 formed between n-well 104 and third n+ diffusion 114 represents the gate of first NMOS transistor T1. A second gate 120 formed between n-well 104 and fourth n+ diffusion 116 represents the gate of second NMOS transistor T2. Diffusions 106, 108, and 110 are connected together by conductive means 122. Diffusions 112, 113, 114, and 116 are tied to a reference potential 124 (typically ground). Note that p+ diffusion 110 provides symmetry for the NMOS transistors, and, more importantly, newly added p+ diffusion 113 provides symmetry for SCR1 and SCR2, by connecting R3 from the base of Q3 to reference voltage 124, thus creating a mirror image with R1, and thereby ensuring that the two SCRs conduct the same current.
  • The structure as described creates a first parasitic silicon controlled rectifier SCR[0042] 1 and a second parasitic silicon controlled rectifier SCR 2. Still referring to FIG. 3, SCR 1 further comprises:
  • a first parasitic pnp bipolar transistor Q[0043] 1, having its emitter, base, and collector formed by first p+ diffusion 110, n-well 104, and p-substrate 102, respectively,
  • a first parasitic npn bipolar transistor Q[0044] 2, having its emitter, base, and collector formed by third n+ diffusion 114, p-substrate 102, and n-well 104, respectively,
  • a first parasitic resistor R[0045] 1 between second p+ diffusion 112 and p-substrate 102, where R1 represents the intrinsic resistance of the p-substrate between the base of Q2 and diffusion 112,
  • a second parasitic resistor R[0046] 2 between first n+ diffusion 106 and n-well 104. R2 represents the intrinsic resistance of the n-well between the base of Q1/collector of Q2 and diffusion 106. SCR2 further comprises:
  • first parasitic pnp bipolar transistor Q[0047] 1, as described above,
  • a second parasitic npn bipolar transistor Q[0048] 3, having its emitter, base, and collector formed by fourth n+ diffusion 116, p-substrate 102, and n-well 104, respectively;
  • a third parasitic resistor R[0049] 3 between third p+ diffusion 113 and p-substrate 102, where R3 represents the intrinsic resistance of the p-substrate between the base of Q3 and diffusion 113,
  • a fourth parasitic resistor R[0050] 4 between second n+ diffusion 108 and n-well 104. R4 represents the intrinsic resistance of the n-well between the base of Q1/collector of Q3 and diffusion 108.
  • The benefits of the present invention will be further demonstrated by inspection of FIG. 4, which is the equivalent circuit diagram of FIG. 3. FIG. 4 shows transistors T[0051] 1 and T2 connected between conductive rail 122 and reference potential 124. SCR1 and SCR2 are connected similarly between rails 122 and 124. FIG. 4 reveals the symmetry of SCR1 and SCR2, where transistor Q1 is shared between the two SCRs. Resistor R3 is now connected between Node B and p+ diffusion 113, whereas in the prior art (see FIG. 2) resistor R3′ was connected between Nodes A and B, and resistor R3″ was connecting the base of transistor Q3 with the base of its mirror image transistor Q3′. R3′, thus contributed to an uneven current distribution. Note that in FIG. 4 the path from the collector of Q1 to Q2 to R1 to rail 124 is identical to the path from the collector of Q1 to Q3 to R3 to rail 124. Therefore, the current from Q1 via Q2, R1, and 124 is the same as the current from Q1 via Q3, R3 to rail 124. In addition to the asymmetry of the prior art just described, there is in FIG. 2 another asymmetry which has been eliminated by the present invention. In FIG. 2 bipolar parasitic transistor Q3 is connected via parasitic resistor R3″ to the mirror image transistor Q3′. In contrast, in FIG. 4 resistor R3 is tied to p+ diffusion 113 and therefore uncoupled from the “mirror image resistor R3m” which is created when p+ diffusion 113 is the centerline for the mirror image of another set of NMOS transistors and parasitic SCRs. Diffusions 106, 108, 110, 112, 113, 114, and 116 are indicated for clarification of FIGS. 2 and 4.
  • Because in the prior art (per FIGS. 1 and 2 ):[0052]
  • R 1+R 3′>R 1
  • SCR[0053] 2 turns on easier and has to dissipate more current. In the new device (per FIGS. 3 and 4) the turn-on condition for SCR1 and SCR2 is identical because:
  • R 1=R 3
  • i.e., the same amount of current is dissipated by SCR[0054] 1 and SCR2.
  • It follows from the above that the preferred embodiment of the present invention provides these advantages: [0055]
  • a) The current distribution between the first SCR (SCR[0056] 1) and the second SCR (SCR2) is uniform.
  • b) The turn-on time for both SCRs is the same. [0057]
  • c) The turn-on conditions for both SCRs are identical. [0058]
  • Experiments conducted with the circuit of the invention are tabulated in Table 1. They indicate an increase of the Human Body Model pass/fail voltage from 6 kV/6.5 kV of the prior art to 8 kV, which is the machine limit. The specification calls for a pass/fail voltage of 2 kV. Table 1 also shows that the Machine Model voltage increased from 350V/400 V for the device of the prior art to 800V/850 V for the invention (the Machine Model involves higher currents). [0059]
    TABLE 1
    Human Body Model
    Summary pass/fail voltage Machine Model
    old structure 6 kV/6.5 kV 350V/400V
    new structure 8 kV 800V/850V
  • We now discuss the method of this invention of protecting high voltage n-channel metal oxide (NMOS) semiconductor transistors from electrostatic discharge (ESD) by parasitic silicon controlled rectifiers (SCR), by reference to FIG. 5. [0060]
  • a) BLOCK [0061] 51 describes forming an n-well in a p-substrate, where the n-well is the drain of a first and a second NMOS transistor.
  • b) in BLOCK [0062] 52 a first and second n+ diffusions is implanted in the n-well.
  • c) in BLOCK [0063] 53 a first p+ diffusion is implanted between the two n+ diffusions of the previous step.
  • d) next there follows in BLOCK [0064] 54 the implanting of a second and a third p+ diffusion in the p-substrate at opposite sides of the n-well.
  • e) in BLOCK [0065] 55 there is implanted a third and a fourth n+ diffusion (the source for each of the two transistors) in the p-substrate between the n-well and the p+ diffusions of the previous step and adjacent to them.
  • f) in BLOCK [0066] 56 a gate is formed for each of the two NMOS transistors between the n-well and the third and fourth n+ diffusions at either side of the n-well.
  • g) BLOCK [0067] 57 connects through conductive means the drains of the two transistors.
  • h) BLOCK [0068] 58 connects the sources of the two transistors and the two adjacent p+ diffusions to a reference potential.
  • Note that the components described in the steps above from BLOCK [0069] 53 through 58 are arranged symmetrically around the p+ diffusion 110. This symmetrical layout insures that SCR1 and SCR2 are also arranged symmetrically, including the number and size of the parasitic resistances R1-R4 and the parasitic bipolar transistors. This symmetrical layout ensures a uniform current distribution in the two parasitic SCRs which results in turn-on conditions for SCR1 and SCR2 being identical. The uniform current distribution has been confirmed through scanning electron microscopy (SEM) which shows a uniform photo-emission (e-/hole recombination) of the “four fingers” of a layout designed according to the principles of the present invention. In similar SEM photos of devices designed according to the principles of the prior art, only two fingers (the inner ones) show a significant dissipation of current.
  • The method of the present invention, therefore, protects the first and said second NMOS transistor mentioned in BLOCK [0070] 51 from ESD because the current distribution of a first and second intrinsic parasitic SCR is even. The method of the present invention also allows the aforementioned first and said second NMOS transistors to be duplicated by mirroring them around either the second or third p+ diffusion (refer to BLOCK 54).
  • While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention. [0071]

Claims (10)

    What is claimed is:
  1. 1. An electrostatic discharge (ESD) protection device as part of high voltage n-channel metal oxide semiconductor (NMOS) transistors and protecting same, comprising:
    a semiconductor wafer with a p-substrate;
    an n-well formed in said p-substrate, where said n-well is the drain of a first and a second NMOS transistor;
    first and second n+ diffusions implanted in said n-well;
    a first p+ diffusion implanted in said n-well between said first and second n+ diffusion;
    a second and a third p+ diffusion implanted in said p-substrate at opposite sides of said n-well;
    a third n+ diffusion implanted in said p-substrate between said n-well and said second p+ diffusion, said third n+ diffusion representing the source of said first NMOS transistor;
    a fourth n+ diffusion implanted in said p-substrate between said n-well and said third p+ diffusion, said fourth n+ diffusion representing the source of said second NMOS transistor;
    a first gate formed between said n-well and said third n+ diffusion, said first gate representing the gate of said first NMOS transistor;
    a second gate formed between said n-well and said fourth n+ diffusion, said second gate representing the gate of said second NMOS transistor;
    said first, said second n+ diffusion and said first p+ diffusion connected together by conductive means;
    said third and said fourth n+ diffusion, and said second and said third p+ diffusion connected to a reference potential;
    a first parasitic silicon controlled rectifier (SCR), further comprising:
    a first parasitic pnp bipolar transistor, having an emitter, a base, and a collector, said emitter, said base, and said collector of said first parasitic pnp bipolar transistor formed by said first p+ diffusion, said n-well, and said p-substrate, respectively;
    a first parasitic npn bipolar transistor, having an emitter, a base, and a collector, said emitter, said base, and said collector of said first parasitic npn bipolar transistor formed by said third n+ diffusion, said p-substrate, and said n-well, respectively;
    a first parasitic resistor between said second p+ diffusion and said p-substrate; substrate;
    a second parasitic resistor between said first n+ diffusion and said n-well; a second parasitic silicon controlled rectifier (SCR), further comprising:
    said first parasitic pnp bipolar transistor;
    a second parasitic npn bipolar transistor, having an emitter, a base, and a collector, said emitter, said base, and said collector of said second parasitic npn bipolar transistor formed by said fourth n+ diffusion, said p-substrate, and said n-well, respectively;
    a third parasitic resistor between said third p+ diffusion and said p-substrate; and
    a fourth parasitic resistor between said second n+ diffusion and said n-well.
  2. 2. The device of claim 1, wherein the current distribution between said first and said second SCR is uniform.
  3. 3. The device of claim 1, wherein the turn-on time for said first and said second SCR is the same.
  4. 4. The device of claim 1, wherein turn-on conditions for said first and said second SCR are identical.
  5. 5. The device of claim 1, wherein said ESD protection device i s duplicated by mirroring it around said third p+ diffusion.
  6. 6. A method of protecting high voltage n-channel metal oxide (NMOS) semiconductor transistors from electrostatic discharge (ESD) by parasitic silicon controlled rectifiers (SCR):
    providing a semiconductor wafer with a p-substrate;
    forming an n-well in said p-substrate, where said n-well is t he drain of a first and a second NMOS transistor;
    implanting first and second n+ diffusions in said n-well;
    implanting a first p+ diffusion between said first and said second n+ diffusion;
    implanting a second and a third p+ diffusion in said p-substrate at opposite sides of said n-well;
    implanting a third n+ diffusion in said p-substrate between said n-well and said second p+ diffusion and adjacent to said second p+ diffusion;
    implanting a fourth n+ diffusion in said p-substrate between said n-well and said third p+ diffusion and adjacent to said third p+ diffusion;
    forming a first gate of said first NMOS transistor between said n-well and said third n+ diffusion;
    forming a second gate of said second NMOS transistor between said n-well and said sixth n+ diffusion;
    connecting said first, said second n+ diffusion, and said first p+ diffusion by conductive means; and
    connecting said third, said fourth n+ diffusion and said second and said third p+ diffusion to a reference potential.
  7. 7. The method of claim 6, whereby said first and said second NMOS transistor are protected from ESD by a first and a second intrinsic parasitic SCR.
  8. 8. The method of claim 6, whereby the current distribution between said first and said second SCR is even.
  9. 9. The method of claim 6, whereby the turn-on conditions for said first and second SCR are identical
  10. 10. The method of claim 6,whereby said first and said second NMOS transistors are duplicated by mirroring them around said third p+ diffusion.
US10043793 2000-06-30 2002-01-14 Uniform current distribution SCR device for high voltage ESD protection Active US6459127B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09607043 US6358781B1 (en) 2000-06-30 2000-06-30 Uniform current distribution SCR device for high voltage ESD protection
US10043793 US6459127B1 (en) 2000-06-30 2002-01-14 Uniform current distribution SCR device for high voltage ESD protection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10043793 US6459127B1 (en) 2000-06-30 2002-01-14 Uniform current distribution SCR device for high voltage ESD protection

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09607043 Division US6358781B1 (en) 2000-06-30 2000-06-30 Uniform current distribution SCR device for high voltage ESD protection

Publications (2)

Publication Number Publication Date
US20020081783A1 true true US20020081783A1 (en) 2002-06-27
US6459127B1 US6459127B1 (en) 2002-10-01

Family

ID=24430569

Family Applications (2)

Application Number Title Priority Date Filing Date
US09607043 Active US6358781B1 (en) 2000-06-30 2000-06-30 Uniform current distribution SCR device for high voltage ESD protection
US10043793 Active US6459127B1 (en) 2000-06-30 2002-01-14 Uniform current distribution SCR device for high voltage ESD protection

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09607043 Active US6358781B1 (en) 2000-06-30 2000-06-30 Uniform current distribution SCR device for high voltage ESD protection

Country Status (1)

Country Link
US (2) US6358781B1 (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040155291A1 (en) * 2002-12-24 2004-08-12 Nec Electronics Corporation Electrostatic discharge device
US20060054974A1 (en) * 2004-09-10 2006-03-16 Altera Corporation Compact SCR device and method for integrated circuits
US7667241B1 (en) 2006-09-26 2010-02-23 Cypress Semiconductor Corporation Electrostatic discharge protection device
US7838937B1 (en) * 2005-09-23 2010-11-23 Cypress Semiconductor Corporation Circuits providing ESD protection to high voltage laterally diffused metal oxide semiconductor (LDMOS) transistors
US20140049313A1 (en) * 2012-08-17 2014-02-20 Globalfoundries Singapore Pte. Ltd. Latch-up robust pnp-triggered scr-based devices
US20140167106A1 (en) * 2012-12-19 2014-06-19 Analog Devices, Inc. Interface protection device with integrated supply clamp and method of forming the same
US20140167105A1 (en) * 2012-12-19 2014-06-19 Analog Devices, Inc. Devices for monolithic data conversion interface protection and methods of forming the same
JP2014154883A (en) * 2013-02-13 2014-08-25 Analog Devices Inc Device for transceiver signal insulating and voltage fixing method and method of forming the same
US8841727B1 (en) * 2008-05-02 2014-09-23 Cypress Semiconductor Corporation Circuit with electrostatic discharge protection
US8928085B2 (en) 2010-06-09 2015-01-06 Analog Devices, Inc. Apparatus and method for electronic circuit protection
US8946822B2 (en) 2012-03-19 2015-02-03 Analog Devices, Inc. Apparatus and method for protection of precision mixed-signal electronic circuits
US8947841B2 (en) 2012-02-13 2015-02-03 Analog Devices, Inc. Protection systems for integrated circuits and methods of forming the same
US9123540B2 (en) 2013-01-30 2015-09-01 Analog Devices, Inc. Apparatus for high speed signal processing interface
US9356011B2 (en) 2012-11-20 2016-05-31 Analog Devices, Inc. Junction-isolated blocking voltage structures with integrated protection structures
US9478608B2 (en) 2014-11-18 2016-10-25 Analog Devices, Inc. Apparatus and methods for transceiver interface overvoltage clamping
US9484739B2 (en) 2014-09-25 2016-11-01 Analog Devices Global Overvoltage protection device and method
US9673187B2 (en) 2015-04-07 2017-06-06 Analog Devices, Inc. High speed interface protection apparatus
US9831233B2 (en) 2016-04-29 2017-11-28 Analog Devices Global Apparatuses for communication systems transceiver interfaces
DE102013113423B4 (en) * 2012-12-19 2018-06-21 Analog Devices, Inc. Interface protection device with built-in power supply terminal and methods for their formation
US20180211951A1 (en) * 2017-01-24 2018-07-26 Analog Devices, Inc. Drain-extended metal-oxide-semiconductor bipolar switch for electrical overstress protection
US10037988B1 (en) * 2017-08-24 2018-07-31 Globalfoundries Singapore Pte. Ltd. High voltage PNP using isolation for ESD and method for producing the same
US10043792B2 (en) 2009-11-04 2018-08-07 Analog Devices, Inc. Electrostatic protection device
US10068894B2 (en) 2015-01-12 2018-09-04 Analog Devices, Inc. Low leakage bidirectional clamps and methods of forming the same

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6590261B2 (en) * 2001-10-10 2003-07-08 Macronix International Co., Ltd. Electrostatic discharge protection structure
US6731488B2 (en) * 2002-04-01 2004-05-04 International Business Machines Corporation Dual emitter transistor with ESD protection
US7196889B2 (en) * 2002-11-15 2007-03-27 Medtronic, Inc. Zener triggered overvoltage protection device
JP3753692B2 (en) * 2002-12-20 2006-03-08 ローム株式会社 The semiconductor integrated circuit device using mosfet and this for an open drain
JP2006031795A (en) * 2004-07-14 2006-02-02 Renesas Technology Corp Nonvolatile semiconductor memory
JP4671666B2 (en) * 2004-11-12 2011-04-20 パナソニック株式会社 Drive circuit
US7081662B1 (en) 2005-08-09 2006-07-25 Taiwan Semiconductor Manufacturing Company, Ltd. ESD protection device for high voltage
US7372083B2 (en) * 2005-08-09 2008-05-13 Taiwan Semiconductor Manufacturing Company, Ltd. Embedded silicon-controlled rectifier (SCR) for HVPMOS ESD protection
US8129788B1 (en) 2006-01-24 2012-03-06 Cypress Semiconductor Corporation Capacitor triggered silicon controlled rectifier
US7768068B1 (en) 2006-06-05 2010-08-03 Cypress Semiconductor Corporation Drain extended MOS transistor with increased breakdown voltage
US7368761B1 (en) 2007-03-08 2008-05-06 United Microelectronics Corp. Electrostatic discharge protection device and fabrication method thereof
US8737027B1 (en) 2007-07-27 2014-05-27 Cypress Semiconductor Corporation ESD protection device with charge collections regions
US8143673B1 (en) 2008-05-02 2012-03-27 Cypress Semiconductor Corporation Circuit with electrostatic discharge protection
DE102008047850B4 (en) * 2008-09-18 2015-08-20 Austriamicrosystems Ag Semiconductor body having a protective structure and method of manufacturing the same
US8405941B2 (en) * 2009-11-30 2013-03-26 Nuvoton Technology Corporation ESD protection apparatus and ESD device therein
US8477467B2 (en) 2011-07-26 2013-07-02 United Microelectronics Corp. Electrostatic discharge protection circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5430595A (en) * 1993-10-15 1995-07-04 Intel Corporation Electrostatic discharge protection circuit
US5455436A (en) 1994-05-19 1995-10-03 Industrial Technology Research Institute Protection circuit against electrostatic discharge using SCR structure
US5754380A (en) 1995-04-06 1998-05-19 Industrial Technology Research Institute CMOS output buffer with enhanced high ESD protection capability
US5572394A (en) 1995-04-06 1996-11-05 Industrial Technology Research Institute CMOS on-chip four-LVTSCR ESD protection scheme
US5637900A (en) * 1995-04-06 1997-06-10 Industrial Technology Research Institute Latchup-free fully-protected CMOS on-chip ESD protection circuit
US5576557A (en) 1995-04-14 1996-11-19 United Microelectronics Corp. Complementary LVTSCR ESD protection circuit for sub-micron CMOS integrated circuits
US5783850A (en) * 1995-04-27 1998-07-21 Taiwan Semiconductor Manufacturing Company Undoped polysilicon gate process for NMOS ESD protection circuits
US5745323A (en) 1995-06-30 1998-04-28 Analog Devices, Inc. Electrostatic discharge protection circuit for protecting CMOS transistors on integrated circuit processes
US5623156A (en) * 1995-09-28 1997-04-22 Cypress Semiconductor Corporation Electrostatic discharge (ESD) protection circuit and structure for output drivers
US5751042A (en) * 1996-02-15 1998-05-12 Winbond Electronics Corporation Internal ESD protection circuit for semiconductor devices
US5754381A (en) 1997-02-04 1998-05-19 Industrial Technology Research Institute Output ESD protection with high-current-triggered lateral SCR
US5825600A (en) * 1997-04-25 1998-10-20 Cypress Semiconductor Corp. Fast turn-on silicon controlled rectifier (SCR) for electrostatic discharge (ESD) protection
US5872379A (en) 1997-07-10 1999-02-16 Taiwan Semiconductor Manufacturing Co. Ltd. Low voltage turn-on SCR for ESD protection
US5959820A (en) 1998-04-23 1999-09-28 Taiwan Semiconductor Manufacturing Co., Ltd. Cascode LVTSCR and ESD protection circuit

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040155291A1 (en) * 2002-12-24 2004-08-12 Nec Electronics Corporation Electrostatic discharge device
US7067884B2 (en) * 2002-12-24 2006-06-27 Nec Electronics Corporation Electrostatic discharge device
US7342282B2 (en) * 2004-09-10 2008-03-11 Altera Corporation Compact SCR device and method for integrated circuits
US20060054974A1 (en) * 2004-09-10 2006-03-16 Altera Corporation Compact SCR device and method for integrated circuits
US7838937B1 (en) * 2005-09-23 2010-11-23 Cypress Semiconductor Corporation Circuits providing ESD protection to high voltage laterally diffused metal oxide semiconductor (LDMOS) transistors
US7667241B1 (en) 2006-09-26 2010-02-23 Cypress Semiconductor Corporation Electrostatic discharge protection device
US8841727B1 (en) * 2008-05-02 2014-09-23 Cypress Semiconductor Corporation Circuit with electrostatic discharge protection
US10043792B2 (en) 2009-11-04 2018-08-07 Analog Devices, Inc. Electrostatic protection device
US8928085B2 (en) 2010-06-09 2015-01-06 Analog Devices, Inc. Apparatus and method for electronic circuit protection
US8947841B2 (en) 2012-02-13 2015-02-03 Analog Devices, Inc. Protection systems for integrated circuits and methods of forming the same
US9362265B2 (en) 2012-03-19 2016-06-07 Analog Devices, Inc. Protection devices for precision mixed-signal electronic circuits and methods of forming the same
US8946822B2 (en) 2012-03-19 2015-02-03 Analog Devices, Inc. Apparatus and method for protection of precision mixed-signal electronic circuits
US8778743B2 (en) * 2012-08-17 2014-07-15 Globalfoundries Singapore Pte. Ltd. Latch-up robust PNP-triggered SCR-based devices
US20140049313A1 (en) * 2012-08-17 2014-02-20 Globalfoundries Singapore Pte. Ltd. Latch-up robust pnp-triggered scr-based devices
US9356011B2 (en) 2012-11-20 2016-05-31 Analog Devices, Inc. Junction-isolated blocking voltage structures with integrated protection structures
CN103887304A (en) * 2012-12-19 2014-06-25 美国亚德诺半导体公司 Device for monolithic data conversion interface protection and method of forming the same
US20140167106A1 (en) * 2012-12-19 2014-06-19 Analog Devices, Inc. Interface protection device with integrated supply clamp and method of forming the same
US9006781B2 (en) * 2012-12-19 2015-04-14 Analog Devices, Inc. Devices for monolithic data conversion interface protection and methods of forming the same
US9006782B2 (en) * 2012-12-19 2015-04-14 Analog Devices, Inc. Interface protection device with integrated supply clamp and method of forming the same
DE102013113423B4 (en) * 2012-12-19 2018-06-21 Analog Devices, Inc. Interface protection device with built-in power supply terminal and methods for their formation
US20140167105A1 (en) * 2012-12-19 2014-06-19 Analog Devices, Inc. Devices for monolithic data conversion interface protection and methods of forming the same
JP2014123717A (en) * 2012-12-19 2014-07-03 Analog Devices Inc Interface protection device with integrated supply clamp and method of forming the same
US9123540B2 (en) 2013-01-30 2015-09-01 Analog Devices, Inc. Apparatus for high speed signal processing interface
JP2014154883A (en) * 2013-02-13 2014-08-25 Analog Devices Inc Device for transceiver signal insulating and voltage fixing method and method of forming the same
US9484739B2 (en) 2014-09-25 2016-11-01 Analog Devices Global Overvoltage protection device and method
US9478608B2 (en) 2014-11-18 2016-10-25 Analog Devices, Inc. Apparatus and methods for transceiver interface overvoltage clamping
US10068894B2 (en) 2015-01-12 2018-09-04 Analog Devices, Inc. Low leakage bidirectional clamps and methods of forming the same
US10008490B2 (en) 2015-04-07 2018-06-26 Analog Devices, Inc. High speed interface protection apparatus
US9673187B2 (en) 2015-04-07 2017-06-06 Analog Devices, Inc. High speed interface protection apparatus
US9831233B2 (en) 2016-04-29 2017-11-28 Analog Devices Global Apparatuses for communication systems transceiver interfaces
US20180211951A1 (en) * 2017-01-24 2018-07-26 Analog Devices, Inc. Drain-extended metal-oxide-semiconductor bipolar switch for electrical overstress protection
US10037988B1 (en) * 2017-08-24 2018-07-31 Globalfoundries Singapore Pte. Ltd. High voltage PNP using isolation for ESD and method for producing the same

Also Published As

Publication number Publication date Type
US6459127B1 (en) 2002-10-01 grant
US6358781B1 (en) 2002-03-19 grant

Similar Documents

Publication Publication Date Title
US5602404A (en) Low voltage triggering silicon controlled rectifier structures for ESD protection
US5903419A (en) Circuit for electrostatic discharge (ESD) protection
US5742084A (en) Punchthrough-triggered ESD protection circuit through gate-coupling
US5504362A (en) Electrostatic discharge protection device
US5751525A (en) EOS/ESD Protection circuit for an integrated circuit with operating/test voltages exceeding power supply rail voltages
US5493133A (en) PNP punchthrough-assisted protection device for special applications in CMOS technologies
US6690067B2 (en) ESD protection circuit sustaining high ESD stress
US6665160B2 (en) Voltage control component for ESD protection and its relevant circuitry
US6028758A (en) Electrostatic discharge (ESD) protection for a 5.0 volt compatible input/output (I/O) in a 2.5 volt semiconductor process
US7064393B2 (en) Electrostatic discharge protection structures having high holding current for latch-up immunity
US5991134A (en) Switchable ESD protective shunting circuit for semiconductor devices
US5982600A (en) Low-voltage triggering electrostatic discharge protection
US5473169A (en) Complementary-SCR electrostatic discharge protection circuit
US6281527B1 (en) Electrostatic discharge protection circuit with high trigger current
US5963409A (en) Input/output electrostatic discharge protection circuit for an integrated circuit (IC)
US6750515B2 (en) SCR devices in silicon-on-insulator CMOS process for on-chip ESD protection
US5477413A (en) ESD protection structure for P-well technology
US6621126B2 (en) Multifinger silicon controlled rectifier structure for electrostatic discharge protection
US5744842A (en) Area-efficient VDD-to-VSS ESD protection circuit
US6573566B2 (en) Low-voltage-triggered SOI-SCR device and associated ESD protection circuit
US6898062B2 (en) Electrostatic discharge (ESD) protection device with simultaneous and distributed self-biasing for multi-finger turn-on
US6768616B2 (en) Electrostatic discharge protection structures for high speed technologies with mixed and ultra-low voltage supplies
US6329692B1 (en) Circuit and method for reducing parasitic bipolar effects during eletrostatic discharges
US6040968A (en) EOS/ESD protection for high density integrated circuits
US6594132B1 (en) Stacked silicon controlled rectifiers for ESD protection

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12