US20020063643A1 - Gated counter analog-to-digital converter with error correction - Google Patents
Gated counter analog-to-digital converter with error correction Download PDFInfo
- Publication number
- US20020063643A1 US20020063643A1 US09/725,620 US72562000A US2002063643A1 US 20020063643 A1 US20020063643 A1 US 20020063643A1 US 72562000 A US72562000 A US 72562000A US 2002063643 A1 US2002063643 A1 US 2002063643A1
- Authority
- US
- United States
- Prior art keywords
- primary
- analog
- signal
- sfq
- sfq pulses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0602—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/60—Analogue/digital converters with intermediate conversion to frequency of pulses
Definitions
- This invention relates generally to superconducting analog-to-digital converters and, more particularly, to a superconducting analog-to-digital converter having an error correction system for correcting a digital output signal based on non-linearities in a primary quantizer.
- A/D converters are required in a variety of commercial and military electronic devices.
- digital mixers rely on accurate front-end digitization of radio frequency signals with high dynamic range, wide bandwidth, and high linearity.
- A/D converters must be able to handle a wide range of signals simultaneously.
- Systematic non-linearities from an input signal to a digital output signal are particularly troublesome and give rise to harmonics and intermodulation artifacts.
- Two of the more important measures of an A/D converter's performance are its speed, as measured by the number of samples converted per second, and resolution, as measured by the smallest increment of change that can be detected in an analog input signal.
- the Josephson junction is a simple switching device having a very thin insulating layer sandwiched between two superconducting electrodes. When current applied to the Josephson junction is increased above the critical current of the junction, the device is switched from a superconducting zero-voltage state to a resistive voltage state. Because this switching operation can occur in as little as a few picoseconds, the Josephson junction is truly a high-speed switching device. In a superconducting A/ND converter, one or more of the Josephson junctions are combined with one or more inductive loads to perform a logic circuit.
- Counting-type superconducting A/D converters have demonstrated promising results, with excellent bandwidth, resolution, and signal-to-noise ratio (SNR) at high sampling (integration) rates.
- SNR signal-to-noise ratio
- the total accuracy of counting-type superconducting A/D converters is tallied on a signal-to-noise and distortion (SINAD) ratio.
- SINAD accounts for both noise effects (SNR) and systematic non-linearities in the A/D conversion.
- a potential area for improvement in this technology relates to the non-linearities that limit total superconducting A/D performance for large signals.
- a typical superconducting A/D converter has a quantizer followed by a single-flux-quantum (SFQ) counter.
- the quantizer uses Josephson junctions to generate SFQ pulses.
- the generation rate of SFQ pulses is exactly proportional to the voltage of the analog input signal.
- the counter counts the number of pulses received over a given time period.
- the result is a digital output signal representing the average voltage of the analog input signal. Problematic non-linearities are commonly due to the quantizer.
- the assemblage of resistors, inductors, and Josephson junctions making up the quantizer acts somewhat as a non-linear resistor.
- counting with the SFQ counter for a fixed time interval converts the pulse frequency to a digital word representing the average voltage over the time interval.
- the non-linearities in the quantizer are reflected at the output of the SFQ counter.
- the non-linear current-voltage characteristic of the quantizer also contributes to spurious signal generation in the converted spectrum. It has been shown that a single tone input applied to the A/D converter produces measurable harmonic response at integer multiples of the input frequency. It is therefore desirable to provide a superconducting A/D converter capable of correcting the digital output signal based on the non-linearities of the quantizer.
- a superconducting A/D converter includes a primary quantizer, a primary SFQ counter, and an error correction system.
- the primary quantizer generates primary SFQ pulses based on the voltage of an analog input signal.
- the primary SFQ counter tallies the primary SFQ pulses into a digital output signal based on a frequency of the primary SFQ pulses.
- the error correction system corrects the digital output signal based on the analog input signal and the primary SFQ pulses. Using the primary SFQ pulses to correct the digital output signal allows the converter to take into account the non-linearities of the primary quantizer. Linearity in the converter will improve overall digital system sensitivities.
- a method for converting an analog input signal into a digital output signal includes the step of generating primary SFQ pulses based on the voltage of the analog input signal.
- the primary SFQ pulses are converted into the digital output signal based on a frequency of the primary SFQ pulses.
- the method further provides for correcting the digital output signal based on the analog input signal and the primary SFQ pulses.
- a method for correcting a digital output signal of a superconducting A/D converter based on an analog input signal and primary SFQ pulses includes the step of generating an analog error signal representing a difference between the analog input signal and the primary SFQ pulses. A digital error signal is then generated based on the analog error signal. The method further provides for subtracting the digital error signal from the digital output signal.
- FIG. 1 is a block diagram of a superconducting A/D converter according to the present invention.
- FIG. 2 is a circuit schematic of a frequency to voltage conversion circuit according to one embodiment of the present invention.
- the converter 10 has a primary quantizer 30 , a primary SFQ counter 50 , and an error correction system 70 .
- the primary quantizer 30 generates primary SFQ pulses based on an instantaneous voltage of the analog input signal.
- the primary SFQ counter 50 converts the primary SFQ pulses into a digital output signal based on a frequency of the primary SFQ pulses.
- the error correction system 70 corrects the digital output signal based on the analog input signal and the primary SFQ pulses.
- the non-linearities of the primary quantizer 30 are corrected by comparing the quantizer output to that produced by a perfect, purely resistive current pathway.
- the error correction system 70 includes an analog signal circuit 72 for generating an analog error signal representing a difference between the analog input signal and the primary SFQ pulses.
- a digital signal circuit 74 generates a digital error signal based on the analog error signal from the analog signal circuit 72 .
- a summer 76 then subtracts the digital error signal from the digital output signal to obtain an error-corrected digital output signal.
- the analog signal circuit 72 preferably includes a frequency to voltage conversion circuit 80 for generating an analog voltage signal based on the frequency of the primary SFQ pulses.
- the frequency to voltage conversion circuit 80 for SFQ pulses can be a simple low pass filter.
- a comparator 78 compares the analog voltage signal to the original analog input signal and generates the analog error signal based on the comparison.
- the secondary quantizer 78 generates secondary SFQ pulses based on the instantaneous voltage of the analog error signal.
- the secondary SFQ counter 84 converts the secondary SFQ pulses into the digital error signal based on the frequency of the secondary SFQ pulses.
- the digital SFQ pulses from the primary quantizer 30 reconvert to analog upon passing through a low pass filter in the frequency to voltage conversion circuit 80 .
- the comparator 78 can be achieved via a Josephson junction 86 , which responds to the analog error signal of the difference between the analog voltage signal from the low pass filter and the analog input signal (V ref ).
- the analog signal circuit 72 further includes a standard voltage divider network (not shown) for providing V ref from the input signal.
- the present invention generates primary SFQ pulses based on an instantaneous voltage of the analog input signal.
- the primary SFQ pulses are converted into the digital output based on a frequency of the primary SFQ pulses.
- the digital output is corrected based on a comparison of the analog input signal and the primary SFQ pulses.
- the digital output is corrected by generating an analog error signal representing a difference between the analog input signal and the primary SFQ pulses.
- the primary SFQ pulses must be converted back to analog before the comparison can be made.
- a digital error signal is generated based on the analog error signal, and the digital error signal is subtracted from the digital output signal.
- a DC offset is preferably added to the analog input signal for proper operation of the Josephson junction 86 in the comparator 78 .
- the two pathways of the present invention generate SFQ pulses at a rate of approximately 100 Gigabit per second, it may be necessary to correct for slight propagation delays between the primary SFQ pulses and the digital error signal. This can be done by adjusting the apertures of the primary and secondary counters 50 , 84 in time.
- the low pass frequency response and time dispersion of the frequency to voltage conversion circuit 80 may be optimized for the particular A/D application. It can also be appreciated that additional stages of the superconducting A/D converter 10 can be used to further correct for errors.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
- [0001] The U.S. Government has certain rights in this invention pursuant to the clause at FAR 52.227-12.
- 1. Field of the Invention
- This invention relates generally to superconducting analog-to-digital converters and, more particularly, to a superconducting analog-to-digital converter having an error correction system for correcting a digital output signal based on non-linearities in a primary quantizer.
- 2. Discussion of the Related Art
- High-performance analog-to-digital (A/D) converters are required in a variety of commercial and military electronic devices. For example, digital mixers rely on accurate front-end digitization of radio frequency signals with high dynamic range, wide bandwidth, and high linearity. Furthermore, in order to detect weak signals in the presence of interference, A/D converters must be able to handle a wide range of signals simultaneously. Systematic non-linearities from an input signal to a digital output signal are particularly troublesome and give rise to harmonics and intermodulation artifacts. Two of the more important measures of an A/D converter's performance are its speed, as measured by the number of samples converted per second, and resolution, as measured by the smallest increment of change that can be detected in an analog input signal.
- Numerous superconducting A/D architectures have been proposed and built, including counting type, sigma-delta, and flash designs. In fact, superconducting technology is particularly well suited to performing high-speed, high-resolution A/D conversion largely because of Josephson junctions. Josephson junctions are the basic switching elements utilized in superconducting electronic devices, and possess a unique combination of speed, sensitivity, and periodic response characteristics.
- The Josephson junction is a simple switching device having a very thin insulating layer sandwiched between two superconducting electrodes. When current applied to the Josephson junction is increased above the critical current of the junction, the device is switched from a superconducting zero-voltage state to a resistive voltage state. Because this switching operation can occur in as little as a few picoseconds, the Josephson junction is truly a high-speed switching device. In a superconducting A/ND converter, one or more of the Josephson junctions are combined with one or more inductive loads to perform a logic circuit.
- Counting-type superconducting A/D converters have demonstrated promising results, with excellent bandwidth, resolution, and signal-to-noise ratio (SNR) at high sampling (integration) rates. The total accuracy of counting-type superconducting A/D converters is tallied on a signal-to-noise and distortion (SINAD) ratio. SINAD accounts for both noise effects (SNR) and systematic non-linearities in the A/D conversion. A potential area for improvement in this technology relates to the non-linearities that limit total superconducting A/D performance for large signals.
- A typical superconducting A/D converter has a quantizer followed by a single-flux-quantum (SFQ) counter. The quantizer uses Josephson junctions to generate SFQ pulses. The generation rate of SFQ pulses is exactly proportional to the voltage of the analog input signal. The counter counts the number of pulses received over a given time period. The result is a digital output signal representing the average voltage of the analog input signal. Problematic non-linearities are commonly due to the quantizer. Specifically, although fundamental physics dictate that the conversion of voltage to SFQ pulses is perfect (a constant of proportionality of 4.83×10+14 pulses/volt-second), any non-linearity in the current-voltage transfer characteristic leads to a corresponding non-linearity in the current-pulse behavior of the quantizer.
- In fact, experimentally, the assemblage of resistors, inductors, and Josephson junctions making up the quantizer acts somewhat as a non-linear resistor. As already noted, counting with the SFQ counter for a fixed time interval converts the pulse frequency to a digital word representing the average voltage over the time interval. Thus, the non-linearities in the quantizer are reflected at the output of the SFQ counter. In fact, the non-linear current-voltage characteristic of the quantizer also contributes to spurious signal generation in the converted spectrum. It has been shown that a single tone input applied to the A/D converter produces measurable harmonic response at integer multiples of the input frequency. It is therefore desirable to provide a superconducting A/D converter capable of correcting the digital output signal based on the non-linearities of the quantizer.
- In accordance with the teachings of the present invention, a superconducting A/D converter is disclosed. In one embodiment, the converter includes a primary quantizer, a primary SFQ counter, and an error correction system. The primary quantizer generates primary SFQ pulses based on the voltage of an analog input signal. The primary SFQ counter tallies the primary SFQ pulses into a digital output signal based on a frequency of the primary SFQ pulses. The error correction system corrects the digital output signal based on the analog input signal and the primary SFQ pulses. Using the primary SFQ pulses to correct the digital output signal allows the converter to take into account the non-linearities of the primary quantizer. Linearity in the converter will improve overall digital system sensitivities.
- Further in accordance with the present invention, a method for converting an analog input signal into a digital output signal is disclosed. The method includes the step of generating primary SFQ pulses based on the voltage of the analog input signal. The primary SFQ pulses are converted into the digital output signal based on a frequency of the primary SFQ pulses. The method further provides for correcting the digital output signal based on the analog input signal and the primary SFQ pulses.
- In another aspect of the invention, a method for correcting a digital output signal of a superconducting A/D converter based on an analog input signal and primary SFQ pulses is disclosed. The method includes the step of generating an analog error signal representing a difference between the analog input signal and the primary SFQ pulses. A digital error signal is then generated based on the analog error signal. The method further provides for subtracting the digital error signal from the digital output signal.
- Additional objects, features and advantages of the present invention will become apparent from the following description and the appended claims when taken in connection with the accompanying drawings.
- FIG. 1 is a block diagram of a superconducting A/D converter according to the present invention; and
- FIG. 2 is a circuit schematic of a frequency to voltage conversion circuit according to one embodiment of the present invention.
- The following discussion of the preferred embodiments directed to a superconducting A/D converter is merely exemplary in nature, and is in no way intended to limit the invention or its applications or uses.
- Turning now to FIG. 1, a superconducting A/D converter is shown generally at10. The
converter 10 has aprimary quantizer 30, aprimary SFQ counter 50, and anerror correction system 70. Theprimary quantizer 30 generates primary SFQ pulses based on an instantaneous voltage of the analog input signal. Theprimary SFQ counter 50 converts the primary SFQ pulses into a digital output signal based on a frequency of the primary SFQ pulses. Theerror correction system 70 corrects the digital output signal based on the analog input signal and the primary SFQ pulses. Thus, the non-linearities of theprimary quantizer 30 are corrected by comparing the quantizer output to that produced by a perfect, purely resistive current pathway. - It is preferred that the
error correction system 70 includes ananalog signal circuit 72 for generating an analog error signal representing a difference between the analog input signal and the primary SFQ pulses. Adigital signal circuit 74 generates a digital error signal based on the analog error signal from theanalog signal circuit 72. Asummer 76 then subtracts the digital error signal from the digital output signal to obtain an error-corrected digital output signal. - It can be seen that the
analog signal circuit 72 preferably includes a frequency tovoltage conversion circuit 80 for generating an analog voltage signal based on the frequency of the primary SFQ pulses. As will be discussed below, the frequency tovoltage conversion circuit 80 for SFQ pulses can be a simple low pass filter. Acomparator 78 compares the analog voltage signal to the original analog input signal and generates the analog error signal based on the comparison. Thesecondary quantizer 78 generates secondary SFQ pulses based on the instantaneous voltage of the analog error signal. Thesecondary SFQ counter 84 converts the secondary SFQ pulses into the digital error signal based on the frequency of the secondary SFQ pulses. - Turning now to FIG. 2, it can be seen that the digital SFQ pulses from the
primary quantizer 30 reconvert to analog upon passing through a low pass filter in the frequency tovoltage conversion circuit 80. Thecomparator 78 can be achieved via aJosephson junction 86, which responds to the analog error signal of the difference between the analog voltage signal from the low pass filter and the analog input signal (Vref). It will be appreciated that theanalog signal circuit 72 further includes a standard voltage divider network (not shown) for providing Vref from the input signal. - With continuing reference to FIGS. 1 and 2, it can be seen that in operation the present invention generates primary SFQ pulses based on an instantaneous voltage of the analog input signal. The primary SFQ pulses are converted into the digital output based on a frequency of the primary SFQ pulses. The digital output is corrected based on a comparison of the analog input signal and the primary SFQ pulses. The digital output is corrected by generating an analog error signal representing a difference between the analog input signal and the primary SFQ pulses. As already discussed, the primary SFQ pulses must be converted back to analog before the comparison can be made. A digital error signal is generated based on the analog error signal, and the digital error signal is subtracted from the digital output signal.
- It will further be appreciated that a DC offset is preferably added to the analog input signal for proper operation of the
Josephson junction 86 in thecomparator 78. While the two pathways of the present invention generate SFQ pulses at a rate of approximately 100 Gigabit per second, it may be necessary to correct for slight propagation delays between the primary SFQ pulses and the digital error signal. This can be done by adjusting the apertures of the primary andsecondary counters voltage conversion circuit 80 may be optimized for the particular A/D application. It can also be appreciated that additional stages of the superconducting A/D converter 10 can be used to further correct for errors. In addition, reactive components can be added to Vref and the primary analog channels to correct for dispersion between the two channels. It is estimated that the enhanced linearity of the present invention can turn existing 40 dB (6-bit) spur-free-dynamic range (SFDR) devices into 96 dB (16 bit) SFDR devices. It is also important to note that thecorrection system 70 of the present invention would work equally well on superconducting sigma-delta converters - The foregoing discussion discloses and describes merely exemplary embodiments of the present invention. One skilled in the art will readily recognize from such discussion, and from the accompanying drawings and claims, that various changes, modifications and variations can be made therein without departing from the spirit and scope of the invention as defined in the following claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/725,620 US6452520B1 (en) | 2000-11-29 | 2000-11-29 | Gated counter analog-to-digital converter with error correction |
JP2001359319A JP2002204163A (en) | 2000-11-29 | 2001-11-26 | Gated counter analog-to-digital converter with error correction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/725,620 US6452520B1 (en) | 2000-11-29 | 2000-11-29 | Gated counter analog-to-digital converter with error correction |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020063643A1 true US20020063643A1 (en) | 2002-05-30 |
US6452520B1 US6452520B1 (en) | 2002-09-17 |
Family
ID=24915309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/725,620 Expired - Fee Related US6452520B1 (en) | 2000-11-29 | 2000-11-29 | Gated counter analog-to-digital converter with error correction |
Country Status (2)
Country | Link |
---|---|
US (1) | US6452520B1 (en) |
JP (1) | JP2002204163A (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7498832B2 (en) | 2007-08-03 | 2009-03-03 | Northrop Grumman Systems Corporation | Arbitrary quantum operations with a common coupled resonator |
US20090153180A1 (en) * | 2007-12-13 | 2009-06-18 | Herr Quentin P | Single flux quantum circuits |
US20090322374A1 (en) * | 2008-05-29 | 2009-12-31 | John Xavier Przybysz | Method and apparatus for controlling qubits with singel flux quantum logic |
US20100026538A1 (en) * | 2008-07-31 | 2010-02-04 | Northrop Grumman Systems Corporation | Method and apparatus for matched quantum accurate feedback dacs |
US20100033206A1 (en) * | 2007-01-18 | 2010-02-11 | Northrop Grumman Systems Corporation | Method and apparatus for ballistic single flux quantum logic |
US20100033252A1 (en) * | 2008-08-05 | 2010-02-11 | Northrop Grumman Systems Corporation | Method and apparatus for josephson distributed output amplifier |
US7772871B2 (en) | 2008-04-28 | 2010-08-10 | Northrop Grumman Corporation | Method and apparatus for high density superconductor circuit |
US7786748B1 (en) | 2009-05-15 | 2010-08-31 | Northrop Grumman Systems Corporation | Method and apparatus for signal inversion in superconducting logic gates |
US10355677B1 (en) | 2018-05-07 | 2019-07-16 | Northrop Grumman Systems Corporation | Current driver system |
US10374610B1 (en) * | 2018-09-13 | 2019-08-06 | Microsoft Technology Licensing, Llc | Reciprocal quantum logic based circuits for an A-and-not-B gate |
US10389336B1 (en) | 2015-11-17 | 2019-08-20 | Northrop Grumman Systems Corporation | Josephson transmission line (JTL) system |
US10491178B2 (en) | 2017-10-31 | 2019-11-26 | Northrop Grumman Systems Corporation | Parametric amplifier system |
US10622977B2 (en) | 2017-07-25 | 2020-04-14 | Northrop Grumman Systems Corporation | Superconducting bi-directional current driver |
US11211722B2 (en) | 2017-03-09 | 2021-12-28 | Microsoft Technology Licensing, Llc | Superconductor interconnect system |
US11569821B2 (en) | 2021-06-22 | 2023-01-31 | Northrop Grumman Systems Corporation | Superconducting exclusive-OR (XOR) gate system |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7893708B2 (en) * | 2007-08-03 | 2011-02-22 | Northrop Grumman Systems Corporation | Quantum gate operations with a common coupled resonator |
US8022722B1 (en) | 2010-06-04 | 2011-09-20 | Northrop Grumman Systems Corporation | Quantum logic gates utilizing resonator mediated coupling |
US8421663B1 (en) | 2011-02-15 | 2013-04-16 | Western Digital Technologies, Inc. | Analog-to-digital converter comprising dual oscillators for linearity compensation |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4646060A (en) | 1984-09-07 | 1987-02-24 | Trw Inc. | Superconducting analog-to-digital converter with bidirectional counter |
US5012243A (en) | 1989-08-24 | 1991-04-30 | Trw Inc. | Superconducting analog-to-digital converter with floating four-junction squid bidirectional counter |
US5019818A (en) | 1989-08-24 | 1991-05-28 | Trw Inc. | Superconducting analog-to-digital converter with grounded four-junction squid bidirectional counter |
US5327130A (en) * | 1993-08-09 | 1994-07-05 | Westinghouse Electric Corp. | Spur-free sigma-delta modulator and multiple flux quanta feedback generator |
US5469057A (en) * | 1994-03-08 | 1995-11-21 | University Of New Mexico | Method and apparatus for extending the dynamic range of DC-squid measurements using a flux tracking loop |
US5942997A (en) * | 1997-08-29 | 1999-08-24 | Trw Inc. | Correlated superconductor single flux quantum analog-to-digital converter |
US6225936B1 (en) * | 1999-06-04 | 2001-05-01 | Trw Inc. | Direct digital downconverter and method for converting an analog signal to a digital signal |
US6313769B1 (en) * | 2000-05-03 | 2001-11-06 | Agere Systems Guardian Corp. | Baseband digital offset correction |
-
2000
- 2000-11-29 US US09/725,620 patent/US6452520B1/en not_active Expired - Fee Related
-
2001
- 2001-11-26 JP JP2001359319A patent/JP2002204163A/en active Pending
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100207657A1 (en) * | 2007-01-18 | 2010-08-19 | Northrop Grumman Systems Corporation | Method and Apparatus for Ballistic Single Flux Quantum Logic |
US7868645B2 (en) | 2007-01-18 | 2011-01-11 | Northrop Grumman Systems Corporation | Method and apparatus for ballistic single flux quantum logic |
US7852106B2 (en) | 2007-01-18 | 2010-12-14 | Northrop Grumman Systems Corporation | Method and apparatus for ballistic single flux quantum logic |
US20100237899A1 (en) * | 2007-01-18 | 2010-09-23 | Northrop Grumman Systems Corporation | Method and Apparatus for Ballistic Single Flux Quantum Logic |
US7782077B2 (en) | 2007-01-18 | 2010-08-24 | Northrop Grumman Systems Corporation | Method and apparatus for ballistic single flux quantum logic |
US20100033206A1 (en) * | 2007-01-18 | 2010-02-11 | Northrop Grumman Systems Corporation | Method and apparatus for ballistic single flux quantum logic |
US7714605B2 (en) | 2007-08-03 | 2010-05-11 | Northrop Grumman Systems Corporation | Arbitrary quantum operations with a common coupled resonator |
US7498832B2 (en) | 2007-08-03 | 2009-03-03 | Northrop Grumman Systems Corporation | Arbitrary quantum operations with a common coupled resonator |
US20090206871A1 (en) * | 2007-08-03 | 2009-08-20 | Northrop Grumman Systems Corporation | Arbitrary quantum operations with a common coupled resonator |
US20090153180A1 (en) * | 2007-12-13 | 2009-06-18 | Herr Quentin P | Single flux quantum circuits |
US7724020B2 (en) | 2007-12-13 | 2010-05-25 | Northrop Grumman Systems Corporation | Single flux quantum circuits |
US7772871B2 (en) | 2008-04-28 | 2010-08-10 | Northrop Grumman Corporation | Method and apparatus for high density superconductor circuit |
US8138784B2 (en) | 2008-05-29 | 2012-03-20 | Northrop Grumman Systems Corporation | Method and apparatus for controlling qubits with single flux quantum logic |
US7969178B2 (en) | 2008-05-29 | 2011-06-28 | Northrop Grumman Systems Corporation | Method and apparatus for controlling qubits with single flux quantum logic |
US20110133770A1 (en) * | 2008-05-29 | 2011-06-09 | John Xavier Przybysz | Method and apparatus for controlling qubits with single flux quantum logic |
US20090322374A1 (en) * | 2008-05-29 | 2009-12-31 | John Xavier Przybysz | Method and apparatus for controlling qubits with singel flux quantum logic |
US20100026538A1 (en) * | 2008-07-31 | 2010-02-04 | Northrop Grumman Systems Corporation | Method and apparatus for matched quantum accurate feedback dacs |
US7982646B2 (en) | 2008-07-31 | 2011-07-19 | Northrop Grumman Systems Corporation | Method and apparatus for matched quantum accurate feedback DACs |
US20100033252A1 (en) * | 2008-08-05 | 2010-02-11 | Northrop Grumman Systems Corporation | Method and apparatus for josephson distributed output amplifier |
US7724083B2 (en) | 2008-08-05 | 2010-05-25 | Northrop Grumman Systems Corporation | Method and apparatus for Josephson distributed output amplifier |
US7786748B1 (en) | 2009-05-15 | 2010-08-31 | Northrop Grumman Systems Corporation | Method and apparatus for signal inversion in superconducting logic gates |
US10389336B1 (en) | 2015-11-17 | 2019-08-20 | Northrop Grumman Systems Corporation | Josephson transmission line (JTL) system |
US11211722B2 (en) | 2017-03-09 | 2021-12-28 | Microsoft Technology Licensing, Llc | Superconductor interconnect system |
US10622977B2 (en) | 2017-07-25 | 2020-04-14 | Northrop Grumman Systems Corporation | Superconducting bi-directional current driver |
US10491178B2 (en) | 2017-10-31 | 2019-11-26 | Northrop Grumman Systems Corporation | Parametric amplifier system |
US10355677B1 (en) | 2018-05-07 | 2019-07-16 | Northrop Grumman Systems Corporation | Current driver system |
US10374610B1 (en) * | 2018-09-13 | 2019-08-06 | Microsoft Technology Licensing, Llc | Reciprocal quantum logic based circuits for an A-and-not-B gate |
US11569821B2 (en) | 2021-06-22 | 2023-01-31 | Northrop Grumman Systems Corporation | Superconducting exclusive-OR (XOR) gate system |
Also Published As
Publication number | Publication date |
---|---|
US6452520B1 (en) | 2002-09-17 |
JP2002204163A (en) | 2002-07-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6452520B1 (en) | Gated counter analog-to-digital converter with error correction | |
Rao et al. | A deterministic digital background calibration technique for VCO-based ADCs | |
Wepman | Analog-to-digital converters and their applications in radio receivers | |
Kester | Mt-001: Taking the mystery out of the infamous formula," snr= 6.02 n+ 1.76 db," and why you should care | |
Taylor et al. | A mostly-digital variable-rate continuous-time delta-sigma modulator ADC | |
KR100373791B1 (en) | Method of sampling, downconverting, and digitizing a bandpass signal using a digital predictive coder | |
EP0760156B1 (en) | A constant impedance sampling switch | |
CN108900195B (en) | Oversampling analog-to-digital converter and dynamic error calibration method of feedback digital-to-analog converter | |
US6473021B1 (en) | Analog to digital conversion circuits, systems and methods with gain scaling switched-capacitor array | |
Song et al. | A 10-b 600-MS/s 2-way time-interleaved SAR ADC with mean absolute deviation-based background timing-skew calibration | |
US5471208A (en) | Reference ladder auto-calibration circuit for an analog to digital converter | |
Cao et al. | Design and assessment of a 6 ps-resolution time-to-digital converter with 5 MGy gamma-dose tolerance for LIDAR application | |
WO2019103985A1 (en) | Analog to digital conversion using differential dither | |
JP3706187B2 (en) | A / D conversion circuit for video radio frequency or intermediate frequency signal | |
Sin et al. | Statistical spectra and distortion analysis of time-interleaved sampling bandwidth mismatch | |
US9559713B1 (en) | Dynamic tracking nonlinearity correction | |
Tang et al. | Dynamic-mismatch mapping for digitally-assisted DACs | |
US20030080886A1 (en) | Analog computation circuits using synchronous demodulation and power meters and energy meters using the same | |
Miller et al. | Flux quantum sigma-delta analog-to-digital converters for rf signals | |
Chen | A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications | |
Liu et al. | SECALROC2: A low-noise, high-speed, and full digital outputs front-end ASIC for STCF electromagnetic calorimeter with APD detectors | |
Mukhanov et al. | Progress in the development of a superconductive high-resolution ADC | |
Yuan et al. | Floating-point analog-to-digital converter | |
Huiskamp et al. | A delay spread cancelling waveform characterizer for RF power amplifiers | |
Irons et al. | Analog-to-digital converter error diagnosis |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NORTHROP GRUMMAN CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRW, INC. N/K/A NORTHROP GRUMMAN SPACE AND MISSION SYSTEMS CORPORATION, AN OHIO CORPORATION;REEL/FRAME:013751/0849 Effective date: 20030122 Owner name: NORTHROP GRUMMAN CORPORATION,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRW, INC. N/K/A NORTHROP GRUMMAN SPACE AND MISSION SYSTEMS CORPORATION, AN OHIO CORPORATION;REEL/FRAME:013751/0849 Effective date: 20030122 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP.,CAL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN CORPORTION;REEL/FRAME:023699/0551 Effective date: 20091125 Owner name: NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP., CA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN CORPORTION;REEL/FRAME:023699/0551 Effective date: 20091125 |
|
AS | Assignment |
Owner name: NORTHROP GRUMMAN SYSTEMS CORPORATION,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP.;REEL/FRAME:023915/0446 Effective date: 20091210 Owner name: NORTHROP GRUMMAN SYSTEMS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP.;REEL/FRAME:023915/0446 Effective date: 20091210 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140917 |