US20020061650A1 - Metallization process for manufacturing semiconductor devices and system used in same - Google Patents
Metallization process for manufacturing semiconductor devices and system used in same Download PDFInfo
- Publication number
- US20020061650A1 US20020061650A1 US09/993,491 US99349101A US2002061650A1 US 20020061650 A1 US20020061650 A1 US 20020061650A1 US 99349101 A US99349101 A US 99349101A US 2002061650 A1 US2002061650 A1 US 2002061650A1
- Authority
- US
- United States
- Prior art keywords
- etching
- chamber
- transfer module
- load lock
- lock chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Drying Of Semiconductors (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A metallization process for manufacturing semiconductor devices and a system that uses the same that minimizes corrosion failures in aluminum patterns. The process for the metal pattern formation is carried out by loading a semiconductor wafer into an etching chamber, the semiconductor wafer having a photoresist pattern formed over a metal material layer, stabilizing the environment in the etching chamber, main-etching the metal material layer to the etch-end point by using the photoresist pattern as an etch mask while supplying etching gas containing chlorine (Cl2) into the etching chamber, over-etching the metal material layer for a certain period of time over the etch-end point so as to form metal patterns, purging the etching chamber after the over-etching step, and unloading the wafer from the etching chamber. The pressure in the transfer module is optimized, and the load lock chamber is continuously purged.
Description
- This application is a division of co-pending application Ser. No. 09/386,360, filed Aug. 31, 1999.
- 1. Field of the Invention
- The present invention relates to a metallization process for manufacturing semiconductor devices and a system used in the same and, more particularly, to a metal pattern formation process that minimizes corrosion failures in aluminum pattern.
- 2. Description of the Related Art
- A metal pattern formation process for manufacturing semiconductor devices provides electrical interconnection between the devices formed on a semiconductor substrate. The process is carried out by forming a metal material layer on a certain layer over the semiconductor substrate, coating the metal material layer with photoresist, exposing and developing the photoresist according to a predetermined pattern so as to form a photoresist pattern, etching the metal material layer using the photoresist pattern as an etch mask, and removing the photoresist pattern to form a desired metal pattern.
- FIG. 1 schematically shows a conventional multichamber-type dry etching system, in which a series of processes, such as etching the metal material layer and removing the photoresist pattern, are carried out. The etching system shown in FIG. 1 is a product of AMT (Applied Materials Technology) Company (Model Name: Centura).
- Referring to FIG. 1, the multichamber-type dry etching system comprises a
transfer module 12 at its center and a plurality of processing chambers surrounding thetransfer module 12. Thetransfer module 12 has arobot 14 for wafer transfer therein and maintains a constant level of vacuum by a pump (not shown). Each processing chamber is connected to thetransfer module 12 via aslit valve 19. The chambers are:load lock chambers 10 a, 10 b serving as a stand-by area for the wafers before/after a process, a flat-zone aligner 20 for aligning the flat-zone of the wafer for a process,etching chambers 16 a, 16 b for carrying out the etching process to form the metal pattern,ashing chambers 18 a, 18 b for stripping the remaining photoresist pattern after the etching process and for passivation, and acooling chamber 22. Utility lines are connected to each chamber, if necessary. - FIG. 2 shows the structure of the etching chamber16 a shown in FIG. 1, which is a MERIE (Magnetron Enhanced Reactive Ion Etch) type dry etching chamber. The etching chamber employs radio frequency (RF) power to generate plasma for reactive ion etch under low pressure. Additionally, a
magnetic coil 38 is further provided along the sidewall of theinterior 30 of the etching chamber 16 a as shown in FIG. 2. Themagnetic coil 38 generates a magnetic field in addition to the electric field generated in the chamber 16 a by the RF power. The additional magnetic field focuses the ions around the sidewall of theinterior 30 of the chamber 16 a and forces the ions into the plasma formed at the center of theinterior 30 of the chamber 16 a. This increases the density of the plasma and keeps the plasma maintained for a longer period. Therefore, a high etch rate is achieved. - Referring to FIG. 2 in more detail, a
wafer 42 is mounted on anelectrostatic chuck 46. Theelectrostatic chuck 46 is installed over acathode 48 at the center of theinterior 30 of the chamber 16 a, and afocus ring 44 is provided under thewafer 42 to facilitate the focusing of the plasma. High frequency power is applied on thecathode 48 and thefocus ring 44. - A
chamber liner 32 is formed at the upper side of the chamber 16 a. A gasdisperse plate 34 for supplying processing gas over thewafer 42 is provided at the center of thechamber liner 32, and the gasdisperse plate 34 is connected to agas supply line 36. - On the sidewall of the
interior 30 of the chamber 16 a, adetector 40 for measuring the etch-end point is provided. On the bottom of theinterior 30 of the chamber 16 a, an exhaust port is provided and is connected to a turbomolecular pump 50 for maintaining a desired level of vacuum in the chamber 16 a. - The
wafer 42 has a metal material layer formed on an insulating layer over the wafer, and a-photoresist pattern is formed on the metal material layer to form a desired metal pattern. An etching process is carried out on thewafer 42 in the etching chamber 16 a shown in FIG. 2 while supplying processing gas. Chlorine (Cl2) gas and boron chloride (BCl3) gas is used as the processing gas for etching aluminum, which is generally used for metal patterns. - However, if gas including chlorine is used as the processing gas in the aluminum pattern formation process, corrosion problems occur in the metal pattern line because aluminum is subject to corrosion by the processing gas.
- FIG. 3 is a plane-view of a wafer segment showing corrosion formed on a conventional aluminum pattern line. A
metal pattern line 62 is formed on aninsulating layer 60 over a semiconductor substrate. Parts of thealuminum pattern line 62 are corroded, which are shown ascorrosion portions 69 in FIG. 3. Thecorrosion portions 69 may expand, resulting in open circuits in themetal pattern line 62. This causes electrical connection failure in semiconductor devices and reduces the production yield. - The corrosion failure in aluminum patterns is known to be caused by HCl which is created by the reaction of vapor with chlorine components in the photoresist and in the sidewall coating of the chamber or with AlCl3, a by-product of the etching process. Although a lot of study has been done on corruption failure, there is still no reliable explanation for the cause and no improvement.
- Especially, U.S. Pat. No. 5,545,289 discloses a method of carrying out the ashing step by repeating passivation and stripping in order to reduce the corrosion failure. The ashing step is carried out to remove remaining photoresist patterns after the etching process on the metal material layer. However, the method does not solve the corrosion failure problem because it does not eliminate the cause of the corrosion failure.
- Therefore, there has been a need for improving the systems and processes in order to reduce corrosion failure in aluminum pattern lines, thereby improving the reliability and the production yield of semiconductor devices.
- It is a feature of the present invention to provide a metallization process that can reduce the corrosion failures in aluminum pattern lines, by suppressing any cause of the corrosion failures in an etching chamber in which the etching process for the metallization is carried out.
- Another feature of the present invention is to provide a metallization process that can reduce the corrosion failures in aluminum pattern lines, by suppressing any cause of the corrosion failures in the transfer module and the load lock chamber, which are stand-by areas for the wafers before or after the etching process.
- Still another feature of the present invention is to provide a system for forming metal patterns that can reduce the corrosion failures in aluminum pattern lines.
- The metallization process for manufacturing semiconductor devices of the present invention comprises the steps of loading a semiconductor wafer into an etching chamber, the semiconductor wafer having a photoresist pattern formed over a metal material layer to be etched, stabilizing the environment in the etching chamber, main-etching the metal material layer to the etch-end point by using the photoresist pattern as an etch mask while supplying etching gas containing chlorine (Cl2) into the etching chamber, over-etching the metal material layer for a certain period of time over the etch-end point to form a metal pattern, purging the etching chamber after the over-etching step, and unloading the wafer from the etching chamber.
- The metal material layer to be etched contains aluminum, and the etching gas contains boron chloride (BCl3) and chlorine (Cl2). The etching chamber is purged by supplying purified nitrogen (PN2) gas into the chamber.
- In another aspect of the present invention, the metallization process for manufacturing semiconductor devices of the present invention comprises the steps of loading a semiconductor wafer into a load lock chamber, the semiconductor wafer having a photoresist pattern formed over a metal material layer to be etched, pumping and purging the load lock chamber so as to maintain a certain level of vacuum therein, transferring the semiconductor wafer from the load lock chamber into an etching chamber via a transfer module, the transfer module being maintained at a certain level of vacuum and being purged, etching the metal material layer by using the photoresist pattern as an etch mask while supplying etching gas containing chlorine to form a metal pattern, purging the etching chamber after the etching step, transferring the wafer from the etching chamber into an ashing chamber via the transfer module, the transfer module being maintained at a certain level of vacuum, performing an ashing process on the metal patterns in the ashing chamber, and transferring the wafer from the ashing chamber into the load lock chamber via the transfer module, the load lock chamber being continuously purged and the transfer module being maintained at a certain level of vacuum.
- The pressure in the load lock chamber and the transfer module is preferably maintained higher than that in the etching chamber and in the ashing chamber in order to prevent the gas remaining in the etching chamber and in the ashing chamber from flowing back into the load lock chamber and into the transfer module. The pressure in the etching chamber is from 50 to 300 mTorr. The pressure in the load lock chamber and the transfer module is maintained at least higher than 300 mTorr, preferably at 450 mTorr. The pressure in the transfer module can be optimized by connecting a RGA-QMS (Residual Gas Analyzer-Quadrupole Mass Spectrometer) to the load lock chamber and analyzing the movements of the impurities in the load lock chamber while varying the pressure in the transfer module.
- In another aspect of the present invention, a system for forming metal patterns in semiconductor devices comprises a transfer module having a robot for wafer transfer therein, the transfer module being continuously purged under a certain level of vacuum, a load lock chamber connected to the transfer module via a slit valve, the load lock chamber being continuously purged under a certain level of vacuum after the wafer is supplied therein, an etching chamber connected to the transfer module via a slit valve, an etching process for the metal pattern formation being carried out therein by using a photoresist pattern as an etch mask, and an ashing chamber connected to the transfer module via a slit valve, an ashing process for removing the photoresist pattern and the etching by-products being carried out therein.
- The transfer module and the load lock chamber are purged by using a single purge gas supply line. A RGA-QMS may be provided in the load lock chamber so as to monitor the movement of the impurities contained in the gas remaining in the load lock chamber.
- It should be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and merely provide an explanation of the claimed invention.
- The above features and advantages of the invention will become apparent upon reference to the following detailed description of specific embodiments and the attached drawings, of which:
- FIG. 1 schematically shows a conventional multichamber-type dry etching system for metallization processes;
- FIG. 2 schematically shows an etching chamber of the etching system shown in FIG. 1;
- FIG. 3 shows the corrosion in a metal pattern after a conventional metal pattern formation process;
- FIG. 4 schematically shows a dry etching system for carrying out a metallization process according to one embodiment of the present invention;
- FIGS. 5A to5D are cross-sectional views of semiconductor devices processed according to processing steps carried out in the dry etching system of FIG. 4;
- FIG. 6 is a flow chart illustrating the steps for optimizing the pressure in a transfer module of the dry etching system of FIG. 4 according to the present invention;
- FIG. 7 is a flow chart illustrating the steps for purging a load lock chamber of the dry etching system of FIG. 4 after optimizing the pressure in the transfer module according to the present invention;
- FIG. 8 is a flow chart illustrating the steps for etching metal patterns in an etching chamber of the dry etching system of FIG. 4 according to the present invention;
- FIG. 9 shows the process sequences of the metallization process carried out in the dry etching system according to the present invention;
- FIG. 10 is a graphical representation of measurements by a RGA-QMS (Residual Gas Analyzer-Quadrupole Mass Spectrometer) of the movement of N2 and H2 O in the load lock chamber while changing the pressure in the transfer module as shown in FIG. 6;
- FIG. 11 is a graphical representation of measurements by a RGA-QMS of the movement of H2O, Cl, and HCl in the load lock chamber while changing the pressure in the transfer module as shown in FIG. 6; and
- FIG. 12 is a graphical representation of measurements by a RGA-QMS of the movement of the impurities in the load lock chamber during the wafer transfer from the load lock chamber through the transfer module after setting the pressure in the transfer module at 450 mTorr.
- Korean patent application no. 98-39667, filed Sep. 24, 1998, is hereby incorporated by reference as if fully set forth herein. Specific embodiments of the present invention are shown in the accompanying drawings and the description below.
- A feature of the present invention is to provide a system for carrying out the metallization process to maximize the suppression of chlorine (Cl2) and hydrogen chloride (HCl), which are sources causing corrosion failures in the metal patterns, in the transfer module and the load lock chamber as well as in the etching chamber, and to optimize the process recipe of the etching process in the etching chamber.
- To this end, the present invention provides the processing steps of optimizing the pressure in the transfer module, continuously purging the load lock chamber, and purging the etching chamber after over-etching in the etching chamber during the metallization process. The present invention also provides a system for carrying out the above processing steps.
- FIG. 4 shows a system for carrying out the metallization process for manufacturing semiconductor devices according to one embodiment of the present invention. The system is basically similar to the conventional system for metallization processes as shown in FIG. 1, except that a purge system for the load lock chamber and a system for analyzing the impurity movement in the load lock chamber is provided.
- Referring to FIG. 4, a
transfer module 72 is provided at the center of the system, thetransfer module 72 being maintained at a constant level of vacuum by a mechanical pump (not shown). In thetransfer module 72, arobot 74 for wafer transfer is provided. Thetransfer module 72 is surrounded by a plurality of chambers connected thereto throughslit valves 79, forming a multichamber type system. The chambers surrounding thetransfer module 72 areload lock chambers 70 a, 70 b serving as stand-by area for wafers before or after a process, a flat-zone aligner 80 for aligning the wafers for the process along their flat-zones,etching chambers 76 a, 76 b in which etching processes for the metal pattern formation are carried out in each etching chamber at the same time or sequentially with certain interval,ashing chambers 78 a, 78 b for carrying out a strip process and a passivation process separately or at the same time, a coolingchamber 82 for cooling the wafers to a certain temperature after completing the processes. Although not shown, various utility lines such as gas lines, pumping lines, electricity lines, cooling water lines or the like are connected to each chamber. - Unlike the conventional system of FIG. 1, the system of the present invention has a
sampling manifold 84 and an RGA-QMS 86 connected to the load lock chamber 70 a so as to “in-line” sample the gas in the load lock chamber 70 a and analyze the movement of the impurities. Thesampling manifold 84 has an orifice of a certain diameter. Thesampling manifold 84 and avacuum pump 88 installed behind the RGA-QMS 86 perform the “in-line” sampling of the gas in the load lock chamber 70 a by utilizing the difference in pressure between the RGA-QMS 86 and the load lock chamber 70 a. - The RGA-
QMS 86 used as a gas analyzer is a commercially well-known model. It samples gas used or remaining in a process chamber or in a process tube that is maintained at a certain level of vacuum. Then, electrons accelerated (e.g., at 70 electron volts (eV)) collide with the sample gas so as to ionize them. The ionized gas passes through the RGA-QMS which constantly maintains direct current and alternating current so as to allow only the ions having a specific mass to charge ratio (m/z) to pass through, thereby obtaining a spectrum of the sampled gas. Thus, the mechanism of the gas phase can be analyzed by studying the components of ions. - In addition, unlike conventional systems, the
load lock chambers 70 a, 70 b are connected to the purgegas supply source 92, so that theload lock chambers 70 a, 70 b can be continuously purged by purge gas after wafers in a cassette are loaded into the load lock chambers. Amass flow controller 90 is installed on the purge gas supply line so as to control the flow of the purge gas. It is possible to use the purge gas supply source for thetransfer module 72 in common as the purgegas supply source 92 shown in FIG. 4. However, thetransfer module 72 and theload lock chambers 70 a, 70 b may also use separate purge gas supply sources, if necessary. - Meanwhile, the
etching chambers 76 a, 76 b used in the embodiment of the present invention have substantially the same structure as that of the etching chamber 16 a shown in FIG. 2. - FIGS. 6 and 7 show the sequences for optimizing the pressure in the
transfer module 72 in order to prevent corrosion failure in the metal patterns according to the present invention. The pressure in thetransfer module 72 was not set at a certain level in conventional metallization processes. As shown in FIG. 4, impurity movements can be analyzed by using the RGA-QMS 86. Thetransfer module 72 and theload lock chambers 70 a, 70 b in FIG. 4 are maintained at a certain level of vacuum by a mechanical vacuum pump (not shown). - Referring to FIG. 6, a
sampling manifold 84 is connected to the load lock chamber 70 a of FIG. 4, and the RGA-QMS 86 is installed (S12). Then, the mechanical vacuum pump (not shown) connected to thetransfer module 72 and the load lock chamber 70 a is operated so as to create a vacuum pressure (S14). While varying the pressure in thetransfer module 72, the impurity movement in the load lock chamber 70 a can be analyzed by using the RGA-QMS 86 (S16). - FIG. 10 shows the RGA-QMS measurement results of the movements of nitrogen (N2) and water (H2O) in the load lock chamber while varying the pressure in the transfer module according to the sequences shown in FIG. 6. FIG. 11 shows the RGA-QMS measurement results of the movements of water (H2O), chlorine (Cl2), hydrogen chloride (HCl) in the load lock chamber while varying the pressure in the transfer module according to the sequences shown in FIG. 6.
- Referring to FIGS. 10 and 11, the x-axis of the graph represents the number of scans, which is the period of measurement in the RGA-QMS, and the y-axis represents the amplitude of partial pressure of the sample gas ions. As shown in FIGS. 10 and 11, the amplitude trend from 0 to 100 scans shows the background value of the remaining gas analyzer. The amplitude trend from 100 to 300 scans shows the results where PN2 (Purified Nitrogen) is supplied into the
transfer module 72 at 500 sccm (standard cubic centimeter per minute) to maintain the pressure in thetransfer module 72 at 550 mTorr. The amplitude trend from 300 to 515 scans shows the results where PN2 is not supplied so as to drop the pressure in the transfer module from 72 to 0 mTorr. The amplitude trend from 515 to 700 scans shows the results where PN2 is supplied into thetransfer module 72 at 700 sccm to maintain the pressure in thetransfer module 72 at 700 mTorr. The amplitude trend from 700 to 855 scans shows the results where PN2 is supplied into thetransfer module 72 at 350 sccm to maintain the pressure in thetransfer module 72 at 450 mTorr. The amplitude trend after 855 scans shows the background value. - Referring to the graphs shown in FIGS. 10 and 11, the movements of H2O+, Cl+, and HCl are compared while setting the pressure in the
transfer module 72 at 0/450/550/700 mTorr, respectively. The change of movement of H2O+ is small at 0 mTorr compared with that under other pressure conditions. However, the change of movement of H2O+ increases rapidly when the load lock chamber 72 a and thetransfer module 72 are closed (at about 440 scans). At the pressure conditions of 550/700/450 mTorr, respectively, the movements of the impurities are constant. When the load lock chamber 72 a and thetransfer module 72 are closed (at about 840 scans), the change of movement of H2O+ is stable. The pressure condition of 450 mTorr shows desirable results, considering the flow of remaining gas toward the load lock chamber 72 a and the pressure in the etching chamber which is maintained lower than about 350 mTorr. However, the pressure conditions of thetransfer module 72 are not confined to these values. The pressure conditions can be optimized for each processing cycle by considering the process conditions such as pressure in the etching chamber. - Meanwhile, it is also possible to optimize the operating pressure in the transfer module by analyzing the metal contaminants and ion contaminants, etc. on the surface of the wafer, along with an analysis of the movement of the impurities using the RGA-
QMS 86. The analysis of the metal contaminants and ion contaminants are done by utilizing TXRF (Total X-Ray Fluorescence) and HPIC (High Performance Ion Chromatography), after processing at least 25 pieces of wafers under various process conditions, putting bare wafers in the flat-zone aligner 80, and then taking them out. - FIG. 12 is an RGA-QMS graph illustrating the movements of the impurities in the load lock chamber while carrying the wafers from the load lock chamber through the transfer module after setting the pressure in the transfer module at 450 mTorr. Referring to FIG. 12, main impurities in the load lock chamber are H2O+, N2 +, O2 +, F+, Cl+, HCl, etc. As the
slit valve 79 between the load lock chamber 70 a and thetransfer module 72 is opened/closed from approximately 135 scans in order to transfer the wafers to the flat-zone aligner 80, the fine movement of the impurities is detected. Generally, in one run of the processed wafers, when theslit valve 79 does not open/close because all the wafers have been moved to the flat-zone aligner 80 (from approximately 350 to 425 scans), the impurities increase. However, for the overall results for one whole run, each impurity is maintained at a relatively constant level without any great changes in the movement. - FIG. 7 shows a further step of purging the load lock chamber after optimizing the pressure in the
transfer module 72 by the method shown in FIG. 6 according to one embodiment of the present invention. Referring to FIG. 7, the RGA-QMS 86 is installed (S22) after thesampling manifold 84 is connected to the load lock chamber 70 a shown in FIG. 4. Then, a mechanical vacuum pump (not shown) connected to thetransfer module 72 and the load lock chamber 70 a is operated and PN2 gas is supplied so as to form a vacuum by setting the pressure optimized as in FIG. 6 (S24). Then, the load lock chamber 70 a is continuously purged using the PN2 gas (S26). Also, while continuously purging the load lock chamber 70 a, it is possible to analyze the impurity movement in the load lock chamber 70 a by varying the pressure in thetransfer module 72 and using the RGA-QMS 86 as shown in FIG. 6. - Describing it in more detail as shown in FIG. 12, when the wafer transfer stops, the pressure in the load lock chamber70 a is increased due to the outgassing on the inner surface of the load lock chamber 70 a, the wafer carrier, and the wafer surface. As described above, N2 +shows constant movement without significant changes, but H2O+, O2 +, H2 +, HCl, CO2 +, and Cl+ show abrupt increases in this order. Because the gas remaining in the
etching chambers 77 a, 76 b can flow back to the load lock chamber 70 a via thetransfer module 72, theload lock chambers 70 a, 70 b are continuously purged. PN2 gas is used as the purge gas as mentioned with regard to FIG. 4., and it can be supplied through the line connected to the purgegas supply source 92 for thetransfer module 72, or through a separately installed line for the purge gas supply source. - Referring to FIG. 8, the method for suppressing the causes of the corrosion failures in the
etching chambers 77 a, 76 b will be described. FIG. 8 shows the sequence of the etching process for the metal pattern formation carried out in theetching chambers 77 a, 76 b according to the present invention. - First, a wafer having a photoresist pattern formed thereon is loaded into one etching chamber76 a by the
robot 74 in the transfer module 72 (S42). Then, the process condition is stabilized by constantly supplying the etching gas into the etching chamber 76 a (S44). Then, by forming plasma over the wafer in the etching chamber 76 a and using the photoresist pattern as an etch mask, the main-etch process for the metal pattern formation is carried out until the sub-layer under the metal material layer is exposed at the etch-end point (S46). Then, over-etch is carried out while constantly maintaining the same etching conditions as in the main-etch for a certain period of time (S48). Then, PN2 gas is supplied as purging gas in order to remove the by-products or gas remaining in the etching chamber 76 a (S50). After the purge is sufficiently done, the wafers are unloaded from the etching chamber 76 a and moved to another place for subsequent processing (S52). - The following Table 1 shows the etching process recipe for the aluminum metal patterning process carried out according to an embodiment of the present invention.
TABLE 1 Steps Stabilization Main-etch Over-etch Purge Control Time Etch-end point Time Time elements Time(sec.) 5-30 50-150 50-150 0-100 BCl3 (sccm) 10-100 10-100 10-100 — Cl2 (sccm) 10-100 10-100 10-100 — N2 (sccm) 10-100 10-100 10-100 0-200 RF (W) 0-1000 0-1000 0-1000 0-1000 Gauss 0-200 0-200 0-200 0-200 Pressure 50-300 50-300 50-300 50-300 (mTorr) - When purging the etching chamber using PN2 gas after the over-etch as described above, the results monitored by the RGA-QMS connected to the etching chamber shows that the level of the remaining Cl+ and HCl+ as been significantly reduced. When the metal impurities on the polymer formed on the sidewalls of the metal pattern after the etching process were analyzed by a TXRF, there were 631E10 atoms/cm2 of Cl when there was no purge. However, Cl increased to 4582E10 atoms/cm2 when there was purge. According to the analysis results by an HPIC, there were 810E10 atoms/cm2 of Cl when there was no purge, but Cl increased to 2070E10 atoms/cm2 when there was purge. This is because the remaining gas such as Cl2 +, Cl+, and HCl+, etc. are attached to the polymer formed on the sidewalls of the metal pattern on the wafer surface by the PN2 purge gas in the purging step. The polymer can be easily removed in the following ashing step.
- As described above, the corrosion failure in the aluminum metal pattern can be remarkably reduced by optimizing the pressure in the
transfer module 72, continuously purging the load lock chamber 70 a, and adding a purging step after the etching process is completed in the etching chamber 76 a. - Referring to FIGS. 5A to5D and FIG. 9, a detailed description of a process for forming a metal pattern on semiconductor devices is provided hereinafter as an example.
- First, wafers loaded in a cassette or in a carrier are put into the load lock chamber70 a (S62). On the wafer, an aluminum
metal material layer 62 is formed over BPSG (Boron Phosphorus Silicate Glass) 60 on a semiconductor substrate, and a TiN (titanium nitride) layer is formed on the aluminummetal material layer 62 as acapping layer 64. Aphotoresist pattern 66 is formed on the TiN layer. A titanium/titanium nitride layer may be further formed between theBPSG 60 and themetal material layer 62. - Then, after putting the wafers in the load lock chamber70 and closing the door (not shown), the load lock chamber 70 a is purged (S64). PN2 gas is used as the purge gas as described in FIG. 7, and a vacuum pump (not shown) between the
transfer module 72 and the load lock chamber 70 a is operated to maintain the load lock chamber 70 a at a certain level of vacuum. - Then, the
robot 74 in thetransfer module 72 transfers the wafers from the load lock chamber 70 a into the flat-zone aligner 80. The wafers are aligned in the flat-zone aligner 80, and then are moved into the etching chamber 76 a (S66). - Then, the etching process for the metallization process is carried out in the etching chamber76 a (S68). The etching process is carried out according to the process recipe in Table 1. At this time, a native aluminum oxide may be removed, which is formed on the surface of the aluminum when the aluminum is exposed to the atmosphere.
- FIG. 5B is a cross-sectional view of the semiconductor device showing that the etching process is completed. Chlorine (Cl2)
components 68, which are by-products of the etching process, are attached on the sidewalls of the etchedmetal pattern 62 and thephotoresist pattern 66. - Then, after the over-etch is completed, the etching chamber76 a is purged (S70), which is also carried out by the process recipe in Table 1.
- Then, the wafers are unloaded to the
robot 74 in thetransfer module 72, and are put into any one of theashing chambers 78 a, 78 b (S72). The ashing process is carried out in theashing chambers 78 a, 78 b (S74). By the ashing process, thephotoresist pattern 66 remaining on the metal pattern and the residues attached to the sidewalls of the metal pattern are removed. In order to remove chlorine (Cl2) 68 remaining during the aluminum etching process, a VDS (Vapor Delivery System) is employed to supply water (H2O). The process recipe for the ashing process is shown in Table 2.TABLE 2 Stabiliza- Pump Steps tion Passivation Strip Strip down Control Time Etch-end Time Time Time elements point Time (sec.) 5-30 50-150 5-30 50-150 5-30 H2O (sccm) 10-1000 10-1000 — — — O2 (sccm) — — −5000 −5000 — N2 (sccm) — — 50-500 50-500 — RF (W) 0-2000 0-2000 0-2000 0-2000 — Temperature 0-350 0-350 0-350 0-350 0-350 (° C.) - Water vapor (H2O) is used to remove the chlorine (Cl2) during the strip of the photoresist, and oxygen (O2) and nitrogen (N2) are supplied for the photoresist strip. The present invention is not confined to the process recipe shown in Table 2. For example, the passivation and the strip can be carried out many times repeatedly by separate processing cycles or at the same time.
- FIG. 5C shows that the
photoresist pattern 66 is stripped, and FIG. 5D shows that the chlorine (Cl2) 68 accumulated on the sidewalls of the metal pattern is removed by the passivation. - Then, the wafers are unloaded from the
ashing chambers 78 a, 78 b (S76), and transferred into the load lock chamber 70 a (S78). Alternatively, the wafers can be cooled down in acooling chamber 82 before being transferred into the load lock chamber 70 a. - As described above, according to the present invention, the corrosion failures in aluminum patterns can be suppressed in the etching chamber, the transfer module, and the load lock chamber. Further, the process is stabilized, and production yield and reliability can be improved.
- While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and described in detail herein. However, it should be understood that the invention is not limited to the particular forms disclosed. Rather, the invention covers all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined in the appended claims.
Claims (27)
1. A metallization process for manufacturing semiconductor devices, comprising the steps of:
a) loading a semiconductor wafer into an etching chamber, the semiconductor wafer having a photoresist pattern formed over a metal material layer to be etched;
b) stabilizing the environment in the etching chamber;
c) main-etching the metal material layer to an etch-end point by using the photoresist pattern as an etch mask while supplying etching gas containing chlorine into the etching chamber;
d) over-etching the metal material layer over the etch-end point for a certain period of time to form a metal pattern;
e) purging the etching chamber after the over-etching; and
f) unloading the wafer from the etching chamber.
2. The metallization process of claim 1 , wherein the metal material layer to be etched contains aluminum.
3. The metallization process of claim 2 , wherein the etching gas contains boron chloride and chlorine.
4. The metallization process of claim 1 , wherein a titanium nitride capping layer is further formed between the metal material layer and the photoresist pattern.
5. The metallization process of claim 1 , wherein the purging step is performed by supplying purified nitrogen gas into the etching chamber.
6. A metallization process for manufacturing semiconductor devices, comprising the steps of:
a) loading a semiconductor wafer into a load lock chamber, the semiconductor wafer having a photoresist pattern formed over a metal material layer to be etched;
b) pumping and purging the load lock chamber so as to maintain a certain level of vacuum therein;
c) transferring the semiconductor wafer from the load lock chamber into an etching chamber via a transfer module, the transfer module being maintained at a certain level of vacuum and being purged;
d) etching the metal material layer by using the photoresist pattern as an etch mask while supplying etching gas containing chlorine to form a metal pattern;
e) purging the etching chamber after the etching step;
f) transferring the wafer from the etching chamber into an ashing chamber via the transfer module, the transfer module being maintained at a certain level of vacuum;
g) performing an ashing process on the metal pattern in the ashing chamber; and
h) transferring the wafer from the ashing chamber into the load lock chamber via the transfer module, the load lock chamber being continuously purged and the transfer module being maintained at a certain level of vacuum.
7. The metallization process of claim 6 , wherein the metal material layer contains aluminum.
8. The metallization process of claim 7 , wherein the etching gas includes boron chloride and chlorine.
9. The metallization process of claim 6 , wherein the pressure in the load lock chamber and the transfer module is maintained higher than that in the etching chamber and the ashing chamber, in order to prevent the gas remaining in the etching chamber and the ashing chamber from flowing back into the load lock chamber and the transfer module.
10. The metallization process of claim 9 , wherein the pressure in the transfer module is set by connecting an RGA-QMS (Residual Gas Analyzer-Quadrupole Mass Spectrometer) to the load lock chamber and analyzing the movements of impurities in the load lock chamber while changing the pressure in the transfer module.
11. The metallization process of claim 9 , wherein the pressure in the etching chamber is from 50 to 300 mTorr, and the pressure in the load lock chamber and the transfer module is maintained at a level higher than 300 mtorr.
12. The metallization process of claim 11 , wherein the pressure in the etching chamber is from about 50 to 300 mTorr, and the pressure in the transfer module is set at about 450 mTorr.
13. The metallization process of claim 6 , wherein the ashing process comprises a strip process for removing the photoresist pattern remaining on the metal pattern and a passivation process for removing chlorine components remaining on the side walls of the metal pattern, both of the processes being carried out at least one time.
14. The metallization process of claim 6 , wherein the step of etching the metal material layer further comprises the steps of:
a) stabilizing the environment in the etching chamber;
b) main-etching the metal material layer to an etch-end point by using the photoresist pattern as an etch mask while supplying etching gas containing chlorine into the etching chamber; and
c) over-etching the metal material layer over the etch-end point for a certain period of time so as to form the metal pattern.
15. The metallization process of claim 6 , wherein the load lock chamber, the transfer module, and the etching chamber are purged by supplying purified nitrogen gas.
16. The metallization process of claim 6 , further comprising the step of aligning the flat zone of the wafer prior to the step of transferring the wafer from the load lock chamber into the etching chamber via the transfer module, the transfer module being maintained at a certain level of pressure and being purged.
17. The metallization process of claim 6 , wherein the wafer unloaded from the ashing chamber is cooled in a cooling chamber before the wafer is transferred into the load lock chamber.
18. A system for forming matal patterns in a semiconductor device comprising: a transfer module having a robot for transferring wafers therein, the transfer module being continuously purged under a certain level of vacuum;
a load lock chamber connected to the transfer module via a first slit valve, the load lock chamber being continuously purged under a certain level of vacuum after the wafer is supplied therein;
an etching chamber connected to the transfer module via a second slit valve, an etching process for metal pattern formation being carried out therein by using a photoresist pattern as an etch mask; and
an ashing chamber connected to the transfer module via a third slit valve, an ashing process for removing the photoresist pattern and the etching by-products being carried out therein.
19. The system of claim 18 , wherein the transfer module and the load lock chamber are purged by using a single purge gas supply line.
20. The system of claim 18 , wherein an etching gas supply line for supplying etching gas containing chlorine is provided for the etching chamber.
21. The system of claim 18 , wherein a water vapor supply line and an oxygen supply line are provided for the ashing chamber.
22. The system of claim 18 , wherein an RGA-QMS is connected to the load lock chamber for monitoring the movement of the impurities in the gas remaining in the load lock chamber.
23. The system of claim 18 , further comprising a flat-zone aligner for aligning the flat zone of the wafer before the wafer is transferred from the load lock chamber into the etching chamber via the transfer module.
24. The system of claim 18 , wherein the pressure in the load lock chamber and the transfer module is maintained higher than that in the etching chamber and the ashing chamber, in order to prevent the gas remaining in the etching chamber and the ashing chamber from flowing back into the load lock chamber and the transfer module.
25. The system of claim 24 , wherein the pressure in the etching chamber is from 50 to 300 mTorr, and the pressure in the load lock chamber and the transfer module is maintained at a level higher than 300 mTorr.
26. The system of claim 25 , wherein the pressure in the etching chamber is from about 50 to 300 mTorr, and the pressure in the transfer module is set at about 450 mTorr.
27. The system of claim 18 , wherein the etching chamber is purged with purified nitrogen gas after the etching process is carried out.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/993,491 US20020061650A1 (en) | 1998-09-24 | 2001-11-27 | Metallization process for manufacturing semiconductor devices and system used in same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019980039667A KR100283425B1 (en) | 1998-09-24 | 1998-09-24 | Metal wiring formation process and system of semiconductor device |
KR98-39667 | 1998-09-24 | ||
US09/386,360 US6335284B1 (en) | 1998-09-24 | 1999-08-31 | Metallization process for manufacturing semiconductor devices |
US09/993,491 US20020061650A1 (en) | 1998-09-24 | 2001-11-27 | Metallization process for manufacturing semiconductor devices and system used in same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/386,360 Division US6335284B1 (en) | 1998-09-24 | 1999-08-31 | Metallization process for manufacturing semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020061650A1 true US20020061650A1 (en) | 2002-05-23 |
Family
ID=19551784
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/386,360 Expired - Lifetime US6335284B1 (en) | 1998-09-24 | 1999-08-31 | Metallization process for manufacturing semiconductor devices |
US09/993,491 Abandoned US20020061650A1 (en) | 1998-09-24 | 2001-11-27 | Metallization process for manufacturing semiconductor devices and system used in same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/386,360 Expired - Lifetime US6335284B1 (en) | 1998-09-24 | 1999-08-31 | Metallization process for manufacturing semiconductor devices |
Country Status (4)
Country | Link |
---|---|
US (2) | US6335284B1 (en) |
JP (1) | JP2000100799A (en) |
KR (1) | KR100283425B1 (en) |
TW (1) | TW419751B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070045227A1 (en) * | 2005-08-31 | 2007-03-01 | Chih-Ning Wu | Method of stripping photoresist |
US20090308316A1 (en) * | 2008-06-16 | 2009-12-17 | Jae-Wan Park | Transfer apparatus and organic deposition device with the same |
US8562271B2 (en) | 2007-05-18 | 2013-10-22 | Brooks Automation, Inc. | Compact substrate transport system |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030221708A1 (en) * | 2002-06-04 | 2003-12-04 | Chun-Hao Ly | Method of cleaning a semiconductor process chamber |
KR100486690B1 (en) * | 2002-11-29 | 2005-05-03 | 삼성전자주식회사 | Substrate processing apparatus and method for controlling contamination in substrate transfer module |
US7226512B2 (en) * | 2003-06-18 | 2007-06-05 | Ekc Technology, Inc. | Load lock system for supercritical fluid cleaning |
KR100611012B1 (en) * | 2003-12-27 | 2006-08-10 | 동부일렉트로닉스 주식회사 | Method for manufacturing semiconductor device |
US20060011297A1 (en) * | 2004-07-15 | 2006-01-19 | Jusung Engineering Co., Ltd. | Semiconductor manufacturing apparatus |
JP4673025B2 (en) * | 2004-09-13 | 2011-04-20 | シャープ株式会社 | Chamber cleaning method in plasma etching |
KR100736126B1 (en) | 2005-12-28 | 2007-07-06 | 동부일렉트로닉스 주식회사 | Method for manufacturing semiconductor device |
US7680399B2 (en) * | 2006-02-07 | 2010-03-16 | Brooks Instrument, Llc | System and method for producing and delivering vapor |
US7695080B2 (en) * | 2007-06-05 | 2010-04-13 | King Slide Works Co., Ltd. | Securing device for a drawer slide |
JP2014059924A (en) * | 2012-09-14 | 2014-04-03 | Showa Denko Kk | Method and apparatus for manufacturing magnetic recording medium |
JP6118130B2 (en) * | 2013-02-25 | 2017-04-19 | 昭和電工株式会社 | Method and apparatus for manufacturing magnetic recording medium |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5545289A (en) * | 1994-02-03 | 1996-08-13 | Applied Materials, Inc. | Passivating, stripping and corrosion inhibition of semiconductor substrates |
US6090717A (en) * | 1996-03-26 | 2000-07-18 | Lam Research Corporation | High density plasma etching of metallization layer using chlorine and nitrogen |
US6177353B1 (en) * | 1998-09-15 | 2001-01-23 | Infineon Technologies North America Corp. | Metallization etching techniques for reducing post-etch corrosion of metal lines |
-
1998
- 1998-09-24 KR KR1019980039667A patent/KR100283425B1/en not_active IP Right Cessation
-
1999
- 1999-08-20 TW TW088114276A patent/TW419751B/en not_active IP Right Cessation
- 1999-08-31 US US09/386,360 patent/US6335284B1/en not_active Expired - Lifetime
- 1999-09-22 JP JP11268612A patent/JP2000100799A/en active Pending
-
2001
- 2001-11-27 US US09/993,491 patent/US20020061650A1/en not_active Abandoned
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070045227A1 (en) * | 2005-08-31 | 2007-03-01 | Chih-Ning Wu | Method of stripping photoresist |
US8562271B2 (en) | 2007-05-18 | 2013-10-22 | Brooks Automation, Inc. | Compact substrate transport system |
US9401294B2 (en) | 2007-05-18 | 2016-07-26 | Brooks Automation, Inc. | Compact substrate transport system |
US20090308316A1 (en) * | 2008-06-16 | 2009-12-17 | Jae-Wan Park | Transfer apparatus and organic deposition device with the same |
Also Published As
Publication number | Publication date |
---|---|
KR20000020876A (en) | 2000-04-15 |
KR100283425B1 (en) | 2001-04-02 |
JP2000100799A (en) | 2000-04-07 |
TW419751B (en) | 2001-01-21 |
US6335284B1 (en) | 2002-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10727073B2 (en) | Atomic layer etching 3D structures: Si and SiGe and Ge smoothness on horizontal and vertical surfaces | |
US5270263A (en) | Process for depositing aluminum nitride (AlN) using nitrogen plasma sputtering | |
US6511575B1 (en) | Treatment apparatus and method utilizing negative hydrogen ion | |
US6335284B1 (en) | Metallization process for manufacturing semiconductor devices | |
KR100257903B1 (en) | Plasma etching apparatus capable of in-situ monitoring, its in-situ monitoring method and in-situ cleaning method for removing residues in plasma etching chamber | |
US4988533A (en) | Method for deposition of silicon oxide on a wafer | |
US6933239B2 (en) | Method for removing conductive residue | |
US4820377A (en) | Method for cleanup processing chamber and vacuum process module | |
US4818327A (en) | Wafer processing apparatus | |
US4838990A (en) | Method for plasma etching tungsten | |
US4828649A (en) | Method for etching an aluminum film doped with silicon | |
US4911103A (en) | Processing apparatus and method | |
KR100738699B1 (en) | Doping-independent self-cleaning etch process for polysilicon | |
US5401356A (en) | Method and equipment for plasma processing | |
JPH11145067A (en) | Chemical vapor phase deposition equipment for manufacturing semiconductor element, its cleaning method and cleaning process recipe optimizing method for process chamber | |
US4891488A (en) | Processing apparatus and method | |
US5948703A (en) | Method of soft-landing gate etching to prevent gate oxide damage | |
US4849067A (en) | Method for etching tungsten | |
US4906328A (en) | Method for wafer treating | |
Oehrlein et al. | Plasma-based dry etching techniques in the silicon integrated circuit technology | |
US11145808B2 (en) | Methods for etching a structure for MRAM applications | |
US5240555A (en) | Method and apparatus for cleaning semiconductor etching machines | |
US20220282366A1 (en) | High density, modulus, and hardness amorphous carbon films at low pressure | |
US4915777A (en) | Method for etching tungsten | |
KR100838502B1 (en) | Method of producing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |