US20020060922A1 - Method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory and thereof structure - Google Patents
Method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory and thereof structure Download PDFInfo
- Publication number
- US20020060922A1 US20020060922A1 US09/772,326 US77232601A US2002060922A1 US 20020060922 A1 US20020060922 A1 US 20020060922A1 US 77232601 A US77232601 A US 77232601A US 2002060922 A1 US2002060922 A1 US 2002060922A1
- Authority
- US
- United States
- Prior art keywords
- ferroelectric capacitor
- capacitor
- logic state
- cell
- detecting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
Abstract
Description
- The present invention relates to a method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory and thereof structure, which detecting polarization of a ferroelectric capacitor through a characteristic which present different voltage values by providing different voltages on the ferroelectric capacitor stay at different polarization directions, so that the disadvantages caused by a conventional method for detecting charge quantity can be improved.
- Currently, electric memories can be split up into two types based on their functions, the one is random access memory (RAM) and the other is non-volatile read only memory (ROM). The differences between two types are the write speed and the function of memory. Because the electric memories cannot equip the above two functions simultaneity, so that the application of the electric memories have been limited. Therefore, many scientists and scholars make an effort to find a solvent. Thereupon, a ferroelectric film has a higher dielectric and a ferroelectric characteristic has been submitted to solve the above problems.
- Referring to FIG. 1, it is a schematic view of a structure of a conventional non-volatile ferroelectric memory cell. As shown in FIG. 1, a conventional non-volatile
ferroelectric memory cell 10 comprises anNMOS transistor 12 and aferroelectric capacitor 14. The structure of FIG. 1 is similar to a DRAM 1T-1C structure, the difference is the dielectric layer of the capacitor in a DRAM cell is replaced by a ferroelectric material, so that the data can be written and measured through different polarization directions of the ferroelectric material. - FIGS.2A˜2D show schematic views of an operation principle of a conventional ferroelectric memory cell has 1T-1C structure.
- When a voltage VDD is provided to the
ferroelectric capacitor 14, the ferroelectric film of theferroelectric capacitor 14 would be polarized and a polarization value Pr would be remained. Since the polarization value +Pr is decided as a logic “0”, the −Pr is determined as a logic “1”, as shown in FIG. 2A. When reading a data, a positive voltage pulse VDD can be provided to a memory cell, as shown in FIG. 2B. The decision includes two manners. The one is, detecting during a voltage pulse is imposed, so that the voltage values “1” and “0” on the bit line (BL) in proportion to polarization values, as shown in FIG. 2C. The other is, if the logic state of a cell is “0”, the polarization of the ferroelectric film will be changed from Ps to Pr after a voltage pulse is imposed and a small current generated can be observed. On the other hand, if the logic state of a cell is “1”, the polarization of the ferroelectric film will be changed from Ps to −Pr and a great current generated can be observed. Thus, the logic state of the cell can be derived via in comparison of the difference between the small current and the great current, as shown in FIG. 2D. In above two manners, a storage state of a primary data would be destructed because the issue of a voltage pulse must be provided to theferroelectric capacitor 14, thus the above action is referred as a destructive read out (DRO). To refresh the storage state of the primary data of a memory cell, it is necessary for rewriting after reading. - That is, the conventional technology has been limited. For example, when the polarization of the ferroelectric capacitor is changed and the charge quantity is detected by using the DRO method, however, the charge quantity is related and limited to the size of the ferroelectric capacitor. But, in a writing case, the size of the ferroelectric capacitor cannot be too great.
- The present invention provides a method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory and thereof structure, which detecting polarization of a ferroelectric capacitor through a characteristic which present different voltage values by providing different voltages on the ferroelectric capacitor stay at different polarization directions, so that the disadvantages caused by a conventional method for detecting charge quantity can be improved, and a size limitation of the cell ferroelectric capacitor can be solved.
- The present invention provides a method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory, wherein the ferroelectric memory comprises a memory array, the memory array at least comprises a cell ferroelectric capacitor, the cell ferroelectric capacitor is connected in serial to a sense linear capacitor outside the memory array through a bit line and is received a read voltage VR, the method comprising the steps of: at first, detecting an output voltage on a connection node between the cell ferroelectric capacitor and the sense linear capacitor. Then, if the detected output voltage is high read voltage, a logic state of the cell ferroelectric capacitor is decided to a first logic state. And, if the detected output voltage is low read voltage, a logic state of the cell ferroelectric capacitor is decided to a second logic state.
- The present invention provides a structure of detecting polarization of a ferroelectric capacitor in a ferroelectric memory, the structure at least comprises a memory array and a sense linear capacitor. The memory array at least comprises a depletion mode NMOS transistor and a cell ferroelectric capacitor. The depletion mode NMOS transistor has a source terminal connected to a bit line and a gate terminal connected to a word line. The cell ferroelectric capacitor is connected in serial between a drain terminal of the depletion mode NMOS transistor and the word line. The sense linear capacitor is disposed outside the memory array and is connected in serial between an output terminal of the bit line and a sense voltage.
- FIG. 1 shows a schematic view of a structure of a conventional non-volatile ferroelectric memory cell;
- FIGS.2A˜2D show schematic views of an operation principle of a conventional ferroelectric memory cell has 1T- 1C structure;
- FIGS. 3A and 3B show schematic views of detecting polarization of a ferroelectric capacitor in a ferroelectric memory by using a sense linear capacitor of a preferred embodiment according to the present invention;
- FIGS. 4A and 4B show curve diagrams of polarization-electric field (P-E) and capacitance-voltage (C-V) of a ferroelectric capacitor, respectively; and
- FIG. 5 shows a schematic view of a structure of detecting polarization of a ferroelectric capacitor in a ferroelectric memory by using a sense linear capacitor of a preferred embodiment according to the present invention.
- The present invention discloses a method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory by using a sense linear capacitor and thereof structures. The invention will be described in detail as below.
- The invention provides a method of detecting a polarization of a ferroelectric capacitor through a characteristic that presents different voltage values by providing different voltages on the ferroelectric capacitor stay at different polarization directions.
- FIGS. 3A and 3B show schematic views of detecting polarization of a ferroelectric capacitor in a ferroelectric memory by using a sense linear capacitor of a preferred embodiment according to the present invention.
- In FIGS. 3A and 3B, a ferroelectric capacitor CFH represents a ferroelectric capacitor with polarization is “up” while a ferroelectric capacitor CFL represents a ferroelectric capacitor with polarization is “down”, and the ferroelectric capacitor CFH and CFL are disposed in a memory array of a ferroelectric memory. The sense linear capacitor CL represents an external linear capacitor which is disposed in the exterior of the memory array and is connected in serial to a bit line BL1 (BL2) corresponded to the ferroelectric capacitor CFH (the ferroelectric capacitor CFL). The symbol VR represents a read voltage.
- As shown in FIG. 3A, when the polarization of the ferroelectric capacitor CFH is “up”, a voltage value of the output voltage VG1 can be calculated to get a value VG1=VR×CL/(CL+CL) via an equation.
- FIGS. 4A and 4B show curve diagrams of polarization-electric field (P-E) and capacitance-voltage (C-V) of a ferroelectric capacitor, respectively. Referring to FIGS. 3B, 4A and4B, when the ferroelectric capacitor CFH is at a second state or its polarization is “down” while the sense linear capacitor CL is maintained at the same, and when providing a read voltage VR, a value of the ferroelectric capacitor CFL becomes smaller in response to the enhanced read voltage VR while a value of the sense linear capacitor CL maintains in response to the enhanced read voltage VR. Thus, the voltage value of the output voltage VG2 can be calculated via an equation (b). That is, the output voltage VG2 will be changed due to the capacitance of the ferroelectric capacitor CFL and the sense linear capacitor CL are different.
- V G1 =V R ×C FH/(C FH +C L) (a)
- V G2 =V R ×C FL/(C FL +C L) (b)
- For example, if the output voltage is VR×CFH/(CFH+CL) and a logic state of a ferroelectric capacitor of a memory cell is “1”, when the output voltage is VR×CFL/(CFL+CL), the logic state of the ferroelectric capacitor of the memory cell is “0”. Therefore, we can properly decide the logic state of the ferroelectric capacitor of the memory cell via VG1 and VG2 calculated by equation (a) or (b).
- FIG. 5 shows a schematic view of a structure of detecting polarization of a ferroelectric capacitor in a ferroelectric memory by using a sense linear capacitor of a preferred embodiment according to the present invention.
- As shown in FIG. 5, the structure of the invention at least comprises a
memory array 20 and a sense linear capacitor CL. Thememory array 20 consists of a plurality of memory cells. Each bit line and each word line constitute a memory cell. In the following description, the invention will be explained through a memory cell constituted by a bit line BL1 and a word line WL1 as an example. - The
memory array 20 at least comprises a memory cell consists of a depletion mode NMOS transistor T11 and a cell ferroelectric capacitor CF 11. The depletion mode NMOS transistor T11 has a source terminal connected to a bit line BL1 and a gate terminal connected to a word line WL1. The cell ferroelectric capacitor CF 11 is connected in serial between a drain terminal of the depletion mode NMOS transistor T11 and the word line WL1. A sense linear capacitor CL is disposed outside thememory array 20 and is connected in serial between an output terminal of the bit line BL1 and a sense voltage. - The method for detecting a polarization of a cell ferroelectric capacitor CF 11 of FIG. 5 is similar to the method of FIGS. 3A and 3B. Namely, a logic state of the cell ferroelectric capacitor CF 11 can be decided by detecting a output voltage on a connection node VG1 between the cell ferroelectric capacitor CF 11 and the linear capacitor CL, thus it is not described again herein.
- According to the above description, the present invention provides a method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory and thereof structure, which detecting polarization of a cell ferroelectric capacitor through a characteristic which present different voltage values by providing different voltages on the cell ferroelectric capacitor stay at different polarization directions, so that the disadvantages caused by a conventional method for detecting charge quantity can be improved and a size limitation of the cell ferroelectric capacitor can be solved.
- While the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention.
Claims (6)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW089124440 | 2000-11-17 | ||
TW89124440 | 2000-11-17 | ||
TW089124440A TW514918B (en) | 2000-11-17 | 2000-11-17 | Method and structure for sensing the polarity of ferro-electric capacitor in the ferro-electric memory |
Publications (2)
Publication Number | Publication Date |
---|---|
US6388913B1 US6388913B1 (en) | 2002-05-14 |
US20020060922A1 true US20020060922A1 (en) | 2002-05-23 |
Family
ID=21661989
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/772,326 Expired - Lifetime US6388913B1 (en) | 2000-11-17 | 2001-01-30 | Method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory and thereof structure |
Country Status (2)
Country | Link |
---|---|
US (1) | US6388913B1 (en) |
TW (1) | TW514918B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4387407B2 (en) * | 2004-06-08 | 2009-12-16 | 富士通マイクロエレクトロニクス株式会社 | Inspection method of semiconductor memory device |
US9767879B2 (en) * | 2015-02-17 | 2017-09-19 | Texas Instruments Incorporated | Setting of reference voltage for data sensing in ferroelectric memories |
US9847117B1 (en) | 2016-09-26 | 2017-12-19 | Micron Technology, Inc. | Dynamic reference voltage determination |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5432731A (en) * | 1993-03-08 | 1995-07-11 | Motorola, Inc. | Ferroelectric memory cell and method of sensing and writing the polarization state thereof |
US5729488A (en) * | 1994-08-26 | 1998-03-17 | Hughes Electronics | Non-destructive read ferroelectric memory cell utilizing the ramer-drab effect |
US5487030A (en) * | 1994-08-26 | 1996-01-23 | Hughes Aircraft Company | Ferroelectric interruptible read memory |
JP2000090674A (en) * | 1998-09-11 | 2000-03-31 | Toshiba Corp | Semiconductor storage device and writing method and reading method thereof |
KR100296917B1 (en) * | 1999-06-28 | 2001-07-12 | 박종섭 | Apparatus for generating reference voltage in ferroelectric memory device |
-
2000
- 2000-11-17 TW TW089124440A patent/TW514918B/en not_active IP Right Cessation
-
2001
- 2001-01-30 US US09/772,326 patent/US6388913B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
TW514918B (en) | 2002-12-21 |
US6388913B1 (en) | 2002-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0365002B1 (en) | Semiconductor memory device | |
US4853893A (en) | Data storage device and method of using a ferroelectric capacitance divider | |
US6707702B1 (en) | Volatile memory with non-volatile ferroelectric capacitors | |
US5754466A (en) | Ferroelectric memory having pair of reference cells | |
US5844832A (en) | Cell array structure for a ferroelectric semiconductor memory and a method for sensing data from the same | |
US6775172B2 (en) | Nonvolatile ferroelectric memory and method for driving the same | |
JP3961651B2 (en) | Semiconductor memory device | |
GB2355327A (en) | Partially non-volatile dynamic random access memory | |
US6996007B2 (en) | Apparatus and method of driving non-volatile DRAM | |
JP4161951B2 (en) | Ferroelectric memory device | |
US5745402A (en) | Ferroelectric non-volatile memory | |
US6819584B2 (en) | Nonvolatile ferroelectric memory device | |
JP2002093154A (en) | Ferroelectric memory | |
KR100242504B1 (en) | Ferroelectric semiconductor memory and acessing method therefor | |
US20050047194A1 (en) | Non-volatile dynamic random access memory | |
US6388913B1 (en) | Method for detecting polarization of a ferroelectric capacitor in a ferroelectric memory and thereof structure | |
US6549448B2 (en) | FeRAM having adjacent memory cells sharing cell plate and driving method for the same | |
US7251153B2 (en) | Memory | |
US20030053330A1 (en) | Dual capacitor dynamic random access memory cell | |
US7420833B2 (en) | Memory | |
JP2003007051A (en) | Memory and its operating method | |
US6512687B1 (en) | Non-volatile ferroelectric capacitor memory circuit | |
CN114360596A (en) | Nonvolatile dynamic memory unit | |
US6947310B1 (en) | Ferroelectric latch | |
US6587368B1 (en) | Non-volatile memory circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUO, TUNG-CHENG;LUNG, HSIANG-LAN;CHEN, SHUE-SHUEN;REEL/FRAME:011488/0802 Effective date: 20001127 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |