US20020031907A1 - Interconnect method and structure for semiconductor devices - Google Patents

Interconnect method and structure for semiconductor devices Download PDF

Info

Publication number
US20020031907A1
US20020031907A1 US08/840,794 US84079497A US2002031907A1 US 20020031907 A1 US20020031907 A1 US 20020031907A1 US 84079497 A US84079497 A US 84079497A US 2002031907 A1 US2002031907 A1 US 2002031907A1
Authority
US
United States
Prior art keywords
layer
tin
approximately
signal line
aluminum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US08/840,794
Other versions
US6395629B1 (en
Inventor
Ardeshir J. Sidhwa
Stephen John Melosky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Priority to US08/840,794 priority Critical patent/US6395629B1/en
Assigned to SGS-THOMSON MICROELECTRONICS, INC. reassignment SGS-THOMSON MICROELECTRONICS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MELOSKY, STEPHEN JOHN, SIDHWA, ARDESHIR J.
Priority to EP98302788A priority patent/EP0877424A3/en
Priority to JP10106156A priority patent/JPH1116914A/en
Publication of US20020031907A1 publication Critical patent/US20020031907A1/en
Application granted granted Critical
Publication of US6395629B1 publication Critical patent/US6395629B1/en
Assigned to STMICROELECTRONICS, INC. reassignment STMICROELECTRONICS, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SGS-THOMSON MICROELECTRONICS, INC.
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76855—After-treatment introducing at least one additional element into the layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32051—Deposition of metallic or metal-silicide layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76876—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for deposition from the gas phase, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates generally to the processing of semiconductor integrated circuit devices, and more particularly to a metal interconnect structure having improved reliability, and a method for making same.
  • Metal interconnect is increasingly used in multiple layers in more complex circuits.
  • the very small line width of today's extremely high density devices renders metal conductors susceptible to processing flaws which could be ignored until recently.
  • two types of problems have been noticed with very small line widths in aluminum interconnect lines.
  • the following problems in particular have been identified in connection with the Endura PVD system, but can occur in many different types of equipment.
  • a signal line 10 is formed over a substrate 12 , which is typically an interlevel insulating layer as known in the art.
  • An aluminum layer 14 is formed over the dielectric 12 followed by a TiN anti-reflective coating (ARC) layer 16 .
  • ARC TiN anti-reflective coating
  • additional processing is performed (not shown). This processing typically includes the deposition and cure of additional interlevel dielectrics, such as spin-on glass (SOG).
  • SOG spin-on glass
  • voids such as void 18 are often found in the interconnect line 10 . It is believed that such voids are caused by stress relief within the aluminum 14 during subsequent high temperature cure steps. Particularly because of the extremely small size of signal line 10 , voids such as void 18 can have a significant impact upon the overall performance of the device.
  • interconnect line 20 is formed over interlevel dielectric layer 22 .
  • Aluminum layer 24 is formed over interlevel dielectric, followed by TiN ARC layer 26 .
  • the device is processed in the usual way to form interconnect signal line 20 .
  • TiN layer 26 forms very small cracks 28 , which can lead to the formation of voids 30 within the aluminum 24 .
  • the size of crack 28 has been exaggerated for clarity.
  • voids such as void 30 can interfere with proper operation of the integrated circuit device, rendering it unusable. It would be desirable to provide an improved manufacturing process, and resulting structure, which reliably solves both of these problems.
  • An improved method for fabricating interconnect signal lines in integrated circuits utilizes variations from standard process conditions to relieve stress during formation of metal signal lines. This prevents AlCu stress migration and TiN ARC cracking caused by subsequent high temperature processing.
  • a relatively planar interconnect layer being one which does not extend through an insulating layer to make contact with an underlying conductor, includes an initial wetting layer of Ti formed over a Ti/TiN layer remaining from earlier processing steps.
  • An AlCu layer is deposited over the Ti at a high temperature with a low deposition rate.
  • a TiN ARC layer is formed in the usual manner. However, decreased nitrogen flow during deposition lowers the nitrogen content of the ARC layer and prevents later cracking. Deposition conditions for the AlCu layer prevent the formation of voids during subsequent high temperature processing steps.
  • FIGS. 1 and 2 illustrate common processing problems caused by use of prior art techniques
  • FIGS. 3 - 5 illustrate a preferred fabrication process, and resulting structure, in accordance with the present invention.
  • An underlying layer 32 represents the upper portion of a partially fabricated integrated circuit device. Processing of the integrated circuit device has been conventional up to this point.
  • the underlying layers may include active devices formed in a substrate, polycrystalline silicon and metal interconnect layers, and interlevel dielectric layers.
  • Layer 32 contains at least one conductive region (not shown) to which conductive contact is to be made.
  • Interlevel dielectric layer 34 is formed over layer 32 in a manner known to the art.
  • Layer 34 can be, for example, spin on glass (SOG) or other interlevel dielectric layer as desired.
  • SOG spin on glass
  • layer 34 is shown as planar in FIG. 3, it may in actuality be nonplanar due to the underlying topography of layer 32 and layers beneath it. For purposes of the present invention, planarity of dielectric layer 34 is not an issue.
  • Opening 36 is formed through interlevel dielectric layer 34 using photo processing and etch techniques known in the art. Opening 36 is generally referred to as a contact if layer 32 is substrate; otherwise opening 36 is generally referred to as a via. A plug of tungsten 38 is formed within contact/via 36 as known in the art. Preferably, a layer of Ti/TiN 39 is formed over the dielectric layer 34 and onto the side walls and bottom of the contact/via 36 . Next, tungsten is deposited over the entire wafer, and then etched back so that the upper surface of the tungsten is approximately coplanar with the upper surface of dielectric layer 34 , leaving only the tungsten plug 38 . The underlying Ti/TiN layer 39 acts as an etch stop for the tungsten etch back, and remains on the dielectric layer 34 along its upper surface.
  • metallic adhesion and wetting layer 40 is formed over the Ti/TiN layer 39 remaining on dielectric layer 34 , and over plug 38 .
  • Layer 40 is preferably formed from a layer of titanium metal.
  • the underlying Ti/TiN layer 39 improves adhesion to the insulating layer.
  • the titanium layer 40 acts as a wetting layer and improves the quality of the interconnect layer to be formed over it.
  • aluminum layer 42 is formed over titanium layer 40 .
  • the term “aluminum layer” generally refers to the deposition of aluminum with a small amount of one or more metals alloyed with it.
  • layer 42 is formed from AlCu, with 0.5% Cu by weight.
  • Other similar alloys are known in the art, and may also be used to form layer 42 .
  • Titanium layer 40 has a thickness preferably between 200 angstroms and 400 angstroms when deposited. At the preferred deposition temperatures, deposition of the aluminum layer 42 causes most, preferably all, of titanium layer 40 to alloy with the aluminum during deposition. Aluminum layer 42 is deposited to a nominal thickness of 4,000 to 6,000 angstroms. If interconnect lines of a different thickness are needed in the integrated circuit device, aluminum layer 42 can be made thinner or thicker as desired.
  • the aluminum layer is typically deposited at a temperature below 450° C. at a deposition rate of 150 angstroms per second or greater. In the Endura metal deposition equipment this deposition rate corresponds to a power of approximately 8KW.
  • aluminum layer 42 is deposited at a higher temperature and a lower rate.
  • deposition is performed at a water temperature of approximately 460° C. or greater, which corresponds to a heater control setting of 500° C. for the Endura machine.
  • the power setting during deposition is preferably less than approximately 4KW.
  • This deposition power corresponds to a deposition rate less than 100 angstroms/sec, with deposition preferably occurring at approximately 50 angstroms/second.
  • Deposition of the aluminum alloy layer at this higher temperature and lower rate appears to relieve stress during deposition, making the aluminum layer immune to voiding during layer processing steps even with very thin (less than 1.5 micrometer) line widths.
  • TiN layer 44 is deposited.
  • TiN layer 44 is preferably formed in situ and deposition using the following process conditions gives an improved resulting structure.
  • Prior art processing conditions for TiN layer 44 generally provide a N 2 /Ar ratio of approximately 3.4:1. In the preferred process, the N 2 /Ar ratio is lowered to approximately 1.5:1, with other deposition parameters the same as those in general use. The reduced N 2 /Ar ratio is accomplished simply by reducing the N 2 gas flow during processing.
  • the TiN cracking seen in the prior art appears to be the result of stress of the TiN ARC layer 44 . Reducing the N 2 /Ar ratio as just described reduces the stress of TiN ARC layer 44 by approximately 3 times. It is believed that the stoichiometric ratio of the TiN layer changes from approximately 1.1 N 2 /Ti (with the usual 3.4:1 ratio) to approximately 1.02 with the lower ratio of the present invention.
  • the stack of Ti/Tin 39 , Ti 40 , AlCu 42 , and TiN 44 is patterned and etched using known techniques to define interconnect lines.
  • signal line 46 has been defined, another interlevel dielectric layer 48 is formed.
  • this is a layer of SOG or similar material which can be planarized.
  • processing for SOG dielectrics takes place at up to approximately 450° C. It is believed that these elevated processing temperatures cause the voiding problems seen in prior art processes. However, when the signal line 46 is formed as described above, no such voids are seen.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

An improved method for fabricating interconnect signal lines in integrated circuits utilizes variations from standard process conditions to relieve stress during formation of metal signal lines. This prevents AlCu stress migration and TiN ARC cracking caused by subsequent high temperature processing. A relatively planar interconnect layer, being one which does not extend through an insulating layer to make contact with an underlying conductor, includes an initial wetting layer of Ti formed over a Ti/TiN layer remaining from earlier processing steps. An AlCu layer is deposited over the Ti at a high temperature with a low deposition rate. Finally, a TiN ARC layer is formed in the usual manner. However, decreased nitrogen flow during deposition lowers the nitrogen content of the ARC layer and prevents later cracking. Deposition conditions for the AlCu layer prevent the formation of voids during subsequent high temperature processing steps.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates generally to the processing of semiconductor integrated circuit devices, and more particularly to a metal interconnect structure having improved reliability, and a method for making same. [0002]
  • 2. Description of the Prior Art [0003]
  • As device feature sizes in semiconductor integrated circuits continue to shrink well below one-half micron, processing flaws which can be ignored for larger feature sizes become an increasing problem. Because conductors are so small, relatively minor flaws resulting from processing can have a significant impact upon the operability of a device. [0004]
  • Metal interconnect is increasingly used in multiple layers in more complex circuits. The very small line width of today's extremely high density devices renders metal conductors susceptible to processing flaws which could be ignored until recently. For example, two types of problems have been noticed with very small line widths in aluminum interconnect lines. The following problems in particular have been identified in connection with the Endura PVD system, but can occur in many different types of equipment. [0005]
  • One such problem is shown in FIG. 1. A [0006] signal line 10 is formed over a substrate 12, which is typically an interlevel insulating layer as known in the art. An aluminum layer 14 is formed over the dielectric 12 followed by a TiN anti-reflective coating (ARC) layer 16. After interconnect pattern and etch to form signal line 10, shown in cross section of FIG. 1, additional processing is performed (not shown). This processing typically includes the deposition and cure of additional interlevel dielectrics, such as spin-on glass (SOG). After such additional processing, voids such as void 18 are often found in the interconnect line 10. It is believed that such voids are caused by stress relief within the aluminum 14 during subsequent high temperature cure steps. Particularly because of the extremely small size of signal line 10, voids such as void 18 can have a significant impact upon the overall performance of the device.
  • A similar problem, with unrelated causes, is illustrated in FIG. 2. There, interconnect line [0007] 20 is formed over interlevel dielectric layer 22. Aluminum layer 24 is formed over interlevel dielectric, followed by TiN ARC layer 26. The device is processed in the usual way to form interconnect signal line 20. Occasionally, TiN layer 26 forms very small cracks 28, which can lead to the formation of voids 30 within the aluminum 24. As shown in FIG. 2, the size of crack 28 has been exaggerated for clarity.
  • As is the case with FIG. 1, formation of voids such as [0008] void 30 can interfere with proper operation of the integrated circuit device, rendering it unusable. It would be desirable to provide an improved manufacturing process, and resulting structure, which reliably solves both of these problems.
    • SUMMARY OF THE INVENTION
  • An improved method for fabricating interconnect signal lines in integrated circuits utilizes variations from standard process conditions to relieve stress during formation of metal signal lines. This prevents AlCu stress migration and TiN ARC cracking caused by subsequent high temperature processing. A relatively planar interconnect layer, being one which does not extend through an insulating layer to make contact with an underlying conductor, includes an initial wetting layer of Ti formed over a Ti/TiN layer remaining from earlier processing steps. An AlCu layer is deposited over the Ti at a high temperature with a low deposition rate. Finally, a TiN ARC layer is formed in the usual manner. However, decreased nitrogen flow during deposition lowers the nitrogen content of the ARC layer and prevents later cracking. Deposition conditions for the AlCu layer prevent the formation of voids during subsequent high temperature processing steps. [0009]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The novel characteristics of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein: [0010]
  • FIGS. 1 and 2 illustrate common processing problems caused by use of prior art techniques; and [0011]
  • FIGS. [0012] 3-5 illustrate a preferred fabrication process, and resulting structure, in accordance with the present invention.
    • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • The process steps and structures described below do not form a complete process flow for manufacturing integrated circuits. The present invention can be practiced in conjunction with integrated circuit fabrication techniques currently used in the art. Only so much of the commonly practiced process steps are included as are necessary for understanding the present invention. The figures representing cross sections of portions of an integrated circuit during fabrication are not necessarily drawn to scale, but instead are drawn so as to illustrate the important features of the invention. [0013]
  • Referring to FIG. 3, a preferred technique for forming metal interconnect is described. An [0014] underlying layer 32 represents the upper portion of a partially fabricated integrated circuit device. Processing of the integrated circuit device has been conventional up to this point. The underlying layers may include active devices formed in a substrate, polycrystalline silicon and metal interconnect layers, and interlevel dielectric layers. Layer 32 contains at least one conductive region (not shown) to which conductive contact is to be made.
  • Interlevel [0015] dielectric layer 34 is formed over layer 32 in a manner known to the art. Layer 34 can be, for example, spin on glass (SOG) or other interlevel dielectric layer as desired. Although layer 34 is shown as planar in FIG. 3, it may in actuality be nonplanar due to the underlying topography of layer 32 and layers beneath it. For purposes of the present invention, planarity of dielectric layer 34 is not an issue.
  • [0016] Opening 36 is formed through interlevel dielectric layer 34 using photo processing and etch techniques known in the art. Opening 36 is generally referred to as a contact if layer 32 is substrate; otherwise opening 36 is generally referred to as a via. A plug of tungsten 38 is formed within contact/via 36 as known in the art. Preferably, a layer of Ti/TiN 39 is formed over the dielectric layer 34 and onto the side walls and bottom of the contact/via 36. Next, tungsten is deposited over the entire wafer, and then etched back so that the upper surface of the tungsten is approximately coplanar with the upper surface of dielectric layer 34, leaving only the tungsten plug 38. The underlying Ti/TiN layer 39 acts as an etch stop for the tungsten etch back, and remains on the dielectric layer 34 along its upper surface.
  • Once [0017] dielectric plug 38 has been formed, metallic adhesion and wetting layer 40 is formed over the Ti/TiN layer 39 remaining on dielectric layer 34, and over plug 38. Layer 40 is preferably formed from a layer of titanium metal. The underlying Ti/TiN layer 39 improves adhesion to the insulating layer. The titanium layer 40 acts as a wetting layer and improves the quality of the interconnect layer to be formed over it.
  • Referring to FIG. 4, aluminum layer [0018] 42 is formed over titanium layer 40. As used herein, the term “aluminum layer” generally refers to the deposition of aluminum with a small amount of one or more metals alloyed with it. Typically, layer 42 is formed from AlCu, with 0.5% Cu by weight. Other similar alloys are known in the art, and may also be used to form layer 42.
  • Titanium layer [0019] 40 has a thickness preferably between 200 angstroms and 400 angstroms when deposited. At the preferred deposition temperatures, deposition of the aluminum layer 42 causes most, preferably all, of titanium layer 40 to alloy with the aluminum during deposition. Aluminum layer 42 is deposited to a nominal thickness of 4,000 to 6,000 angstroms. If interconnect lines of a different thickness are needed in the integrated circuit device, aluminum layer 42 can be made thinner or thicker as desired.
  • During deposition of aluminum layer [0020] 42, process conditions are controlled to provide a metal layer giving improved properties after subsequent high temperature processing steps. In prior art processes of this type, the aluminum layer is typically deposited at a temperature below 450° C. at a deposition rate of 150 angstroms per second or greater. In the Endura metal deposition equipment this deposition rate corresponds to a power of approximately 8KW.
  • In the method of the present invention, aluminum layer [0021] 42 is deposited at a higher temperature and a lower rate. In the preferred embodiment deposition is performed at a water temperature of approximately 460° C. or greater, which corresponds to a heater control setting of 500° C. for the Endura machine. The power setting during deposition is preferably less than approximately 4KW. This deposition power corresponds to a deposition rate less than 100 angstroms/sec, with deposition preferably occurring at approximately 50 angstroms/second. Deposition of the aluminum alloy layer at this higher temperature and lower rate appears to relieve stress during deposition, making the aluminum layer immune to voiding during layer processing steps even with very thin (less than 1.5 micrometer) line widths.
  • After aluminum layer [0022] 42 has been formed, TiN layer 44 is deposited. TiN layer 44 is preferably formed in situ and deposition using the following process conditions gives an improved resulting structure. Prior art processing conditions for TiN layer 44 generally provide a N2/Ar ratio of approximately 3.4:1. In the preferred process, the N2/Ar ratio is lowered to approximately 1.5:1, with other deposition parameters the same as those in general use. The reduced N2/Ar ratio is accomplished simply by reducing the N2 gas flow during processing.
  • The TiN cracking seen in the prior art appears to be the result of stress of the TiN ARC layer [0023] 44. Reducing the N2/Ar ratio as just described reduces the stress of TiN ARC layer 44 by approximately 3 times. It is believed that the stoichiometric ratio of the TiN layer changes from approximately 1.1 N2/Ti (with the usual 3.4:1 ratio) to approximately 1.02 with the lower ratio of the present invention. Referring to FIG. 5, the stack of Ti/Tin 39, Ti 40, AlCu 42, and TiN 44 is patterned and etched using known techniques to define interconnect lines.
  • Once [0024] signal line 46 has been defined, another interlevel dielectric layer 48 is formed. Preferably, this is a layer of SOG or similar material which can be planarized. Typically, processing for SOG dielectrics takes place at up to approximately 450° C. It is believed that these elevated processing temperatures cause the voiding problems seen in prior art processes. However, when the signal line 46 is formed as described above, no such voids are seen.
  • The process described above has the important advantages that the resulting signal lines are superior to those formed with prior art processes. In addition, the techniques used to form the signal lines are similar to process conditions previously used and do not require unusual equipment or conditions. Although the AlCu deposition is significantly slower using the preferred process, the improved quality of the resulting signal lines more than makes up for any decrease in throughput. Care must be taken not increase wafer deposition temperature above approximately 520° C. as SOG outgassing occurs, which causes voids in vias. [0025]
  • While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention as set forth in the appended claims. [0026]

Claims (30)

What is claimed is:
1. A process for forming interconnect for an integrated circuit device, comprising the steps of:
depositing a titanium layer over a dielectric layer;
depositing an aluminum layer on the titanium layer at a temperature greater than approximately 460 degrees C. and at a deposition rate less than approximately 100 angstroms/sec; and
patterning and etching the titanium and aluminum layers to form an interconnect signal line.
2. The process of claim 1, wherein the patterning and etching step forms a signal line having a linewidth less than approximately 1.5 micrometers.
3. The process of claim 2, wherein the signal line linewidth is less than approximately 1.0 micrometers.
4. The process of claim 1, wherein the deposition temperature of the aluminum layer is less than 520 degrees C.
5. The process of claim 1, wherein the deposition rate of the aluminum layer is approximately 50 angstroms/sec.
6. The process of claim 1, further comprising the step of:
forming a TiN antireflective coating layer on the aluminum layer before the pattern and etch step.
7. The process of claim 6, wherein, during deposition of the TiN antireflective coating layer, N2 is provided in a ratio of less than 3.0:1 to argon.
8. The process of claim 7, wherein, during deposition of the TiN antireflective coating layer, N2 is provided in a ratio of approximately 1.5:1 to argon.
9. The process of claim 1, further comprising the steps of:
before depositing the titanium layer, forming a tungsten plug in an opening through the dielectric layer.
10. The process of claim 9, wherein the step of forming the tungsten plug comprises the steps of:
forming a dielectric layer;
forming an opening through the dielectric layer;
depositing tungsten over the dielectric layer and in the opening; and
etching back the tungsten to form a plug filling the opening.
11. The process of claim 10, further comprising the step of:
before the step of depositing tungsten, forming a layer of Ti/TiN on the dielectric layer and on side walls and a bottom of the opening.
12. A process for forming an interconnect signal line for integrated circuits, comprising the steps of:
depositing an aluminum layer over an underlying layer;
depositing a TiN antireflective coating layer on the aluminum layer, wherein a ratio of nitrogen to argon is maintained at a ratio of approximately 1.5:1 during the TiN deposition; and
patterning and etching the aluminum and TiN layers to define an interconnect signal line.
13. The process of claim 12, wherein the signal line is patterned and etched to have a linewidth of less than approximately 1.5 micrometers.
14. The process of claim 12, wherein the signal line is patterned and etched to have a linewidth of less than approximately 1.0 micrometers.
15. The process of claim 12, wherein the underlying layer comprises titanium.
16. The process of claim 15, wherein the titanium layer is formed over a layer of Ti/TiN.
17. A process for forming an interconnect signal line for an integrated circuit, comprising the steps of:
forming a dielectric layer over an underlying layer;
forming an opening through the dielectric layer to expose a conductive region therein;
forming a Ti/TiN layer on the dielectric layer, and on side walls and a bottom of the opening;
forming tungsten on the Ti/TiN layer and in the opening;
etching back the tungsten to form a tungsten plug filling the opening, wherein portions of the Ti/TiN layer remain on the dielectric layer;
depositing titanium on the Ti/TiN layer;
depositing an aluminum layer on the titanium layer at a temperature between 460 degrees and 520 degrees celsius, and at a deposition rate of approximately 50 angstroms/sec;
depositing a TiN antireflective coating layer on the aluminum layer using a low ratio of nitrogen to argon; and
patterning and etching the layers of Ti/TiN, titanium, aluminum, and TiN antireflective coating to form an interconnect signal line.
18. The process of claim 17, wherein the aluminum layer comprises aluminum alloyed with copper.
19. The process of claim 17, wherein the ratio of nitrogen to argon during deposition of the antireflective coating layer is approximately 1.5:1.
20. The process of claim 17, wherein the titanium layer has a thickness of between approximately 200 and 400 angstroms.
21. The process of claim 17, wherein the aluminum layer has a thickness of between approximately 4,000 and 6,000 angstroms.
22. An interconnect signal line for an integrated circuit, comprising:
an elongate titanium layer on an underlying layer;
an elongate aluminum layer on the titanium layer; and
an elongate TiN layer on the aluminum layer, wherein the TiN has a stoichiometric ratio of nitrogen to titanium of less than 1.1.
23. The signal line of claim 22, wherein the TiN layer has a stoichiometric ratio of nitrogen to titanium of approximately 1.02.
24. The signal line of claim 22, wherein the aluminum layer comprises AlCu.
25. The signal line of claim 25, wherein the titanium, aluminum, and TiN layers have a linewidth less than approximately 1.5 micrometers.
26. An interconnect signal line for an integrated circuit, comprising:
an underlying layer having a conductive region therein;
a dielectric layer on the underlying layer, and having an opening to expose the conductive region;
a Ti/TiN layer on the dielectric layer, the conductive region, and sidewalls of the opening;
a tungsten plug filling the opening and having an upper surface approximately coplanar with an upper surface of the dielectric layer;
a titanium layer on the tungsten plug, and on those portions of the Ti/TiN layer over the dielectric layer;
an aluminum layer on the Ti/TiN layer; and
a TiN antireflective coating layer on the aluminum layer, wherein the antireflective coating has a stoichiometric ratio of nitrogen to titanium of approximately 1.02;
wherein the layers of Ti/TiN, titanium, aluminum, and TiN antireflective coating are patterned to define an interconnect signal line.
27. The signal line of claim 26, wherein the aluminum layer comprises AlCu.
28. The signal line of claim 27, wherein the AlCu contains approximately 0.5% Cu by weight.
29. The signal line of claim 26, wherein the aluminum layer has a stress characteristic of having been deposited at a temperature greater than approximately 460 degrees celsius.
30. The signal line of claim 26, wherein the signal line has a linewidth of less than approximately 1.5 micrometers.
US08/840,794 1997-04-16 1997-04-16 Interconnect method and structure for semiconductor devices Expired - Lifetime US6395629B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US08/840,794 US6395629B1 (en) 1997-04-16 1997-04-16 Interconnect method and structure for semiconductor devices
EP98302788A EP0877424A3 (en) 1997-04-16 1998-04-09 Interconnect method and structure for semiconductor devices
JP10106156A JPH1116914A (en) 1997-04-16 1998-04-16 Mutual connection method for semiconductor device and constitution body

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/840,794 US6395629B1 (en) 1997-04-16 1997-04-16 Interconnect method and structure for semiconductor devices

Publications (2)

Publication Number Publication Date
US20020031907A1 true US20020031907A1 (en) 2002-03-14
US6395629B1 US6395629B1 (en) 2002-05-28

Family

ID=25283255

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/840,794 Expired - Lifetime US6395629B1 (en) 1997-04-16 1997-04-16 Interconnect method and structure for semiconductor devices

Country Status (3)

Country Link
US (1) US6395629B1 (en)
EP (1) EP0877424A3 (en)
JP (1) JPH1116914A (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3454259B2 (en) * 2001-09-07 2003-10-06 セイコーエプソン株式会社 Mask data generation method, mask and recording medium, and semiconductor device manufacturing method
US6969909B2 (en) 2002-12-20 2005-11-29 Vlt, Inc. Flip chip FET device
US7038917B2 (en) * 2002-12-27 2006-05-02 Vlt, Inc. Low loss, high density array interconnection
KR100705397B1 (en) * 2005-07-13 2007-04-10 삼성전자주식회사 Method of forming tungsten layer having low resistance
KR20090069568A (en) * 2007-12-26 2009-07-01 주식회사 동부하이텍 Semiconductor device and method for manufacturing the same
FR2977367A1 (en) * 2011-06-30 2013-01-04 St Microelectronics Crolles 2 TRANSISTORS INCLUDING THE GRID COMPRISING A TITANIUM NITRIDE LAYER AND METHOD FOR DEPOSITING THE SAME
CN102709180A (en) * 2012-05-22 2012-10-03 上海华力微电子有限公司 Preparation process of aluminium thin film

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4884123A (en) * 1987-02-19 1989-11-28 Advanced Micro Devices, Inc. Contact plug and interconnect employing a barrier lining and a backfilled conductor material
US5472912A (en) * 1989-11-30 1995-12-05 Sgs-Thomson Microelectronics, Inc. Method of making an integrated circuit structure by using a non-conductive plug
US5658828A (en) * 1989-11-30 1997-08-19 Sgs-Thomson Microelectronics, Inc. Method for forming an aluminum contact through an insulating layer
US5780323A (en) * 1990-04-12 1998-07-14 Actel Corporation Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug
KR960001601B1 (en) 1992-01-23 1996-02-02 삼성전자주식회사 Contact-hole burying method of semiconductor device and its
US5195360A (en) * 1990-10-12 1993-03-23 General Mills, Inc. Apparatus and methods for testing double packages
JP2660359B2 (en) * 1991-01-30 1997-10-08 三菱電機株式会社 Semiconductor device
DE69225082T2 (en) * 1991-02-12 1998-08-20 Matsushita Electronics Corp Semiconductor device with improved reliability wiring and method of manufacture
US5747361A (en) * 1991-05-01 1998-05-05 Mitel Corporation Stabilization of the interface between aluminum and titanium nitride
JPH05198525A (en) * 1992-01-21 1993-08-06 Sony Corp Wiring structure and method of forming wiring
DE69319993T2 (en) * 1992-09-22 1998-12-10 Sgs Thomson Microelectronics Method of making a metal contact
KR970001883B1 (en) * 1992-12-30 1997-02-18 삼성전자 주식회사 Semiconductor device and method for manufacturing the same
US5356836A (en) 1993-08-19 1994-10-18 Industrial Technology Research Institute Aluminum plug process
US5571751A (en) 1994-05-09 1996-11-05 National Semiconductor Corporation Interconnect structures for integrated circuits
EP0690503A1 (en) 1994-05-31 1996-01-03 Advanced Micro Devices, Inc. Improved interconnect line structure and process therefor
JP3599199B2 (en) * 1994-08-31 2004-12-08 富士通株式会社 Method for manufacturing semiconductor device having multilayer wiring
TW290717B (en) * 1994-10-28 1996-11-11 Advanced Micro Devices Inc Method to prevent formation of defects during multilayer interconnect processing
JP2710221B2 (en) * 1995-01-25 1998-02-10 日本電気株式会社 Semiconductor device and manufacturing method thereof
KR100193100B1 (en) * 1995-02-02 1999-06-15 모리시다 요이치 Semiconductor device and manufacturing method
EP0735586B1 (en) * 1995-03-28 2002-12-11 Texas Instruments Incorporated Semi-conductor structures
US5851920A (en) * 1996-01-22 1998-12-22 Motorola, Inc. Method of fabrication of metallization system
US5677238A (en) * 1996-04-29 1997-10-14 Chartered Semiconductor Manufacturing Pte Ltd Semiconductor contact metallization
JPH1027797A (en) 1996-07-10 1998-01-27 Oki Electric Ind Co Ltd Aluminum/titanium laminated wiring and formation method thereof

Also Published As

Publication number Publication date
EP0877424A3 (en) 1999-09-15
US6395629B1 (en) 2002-05-28
JPH1116914A (en) 1999-01-22
EP0877424A2 (en) 1998-11-11

Similar Documents

Publication Publication Date Title
US6124203A (en) Method for forming conformal barrier layers
EP0655780B1 (en) Method for forming an aluminum contact
US6060384A (en) Borderless vias with HSQ gap filled patterned metal layers
KR0134120B1 (en) Semiconductor device
US5920794A (en) Electromigration resistant metallization process microcircuit interconnections with RF-reactively sputtered titanium tungsten and gold
US5963827A (en) Method for producing via contacts in a semiconductor device
US5472912A (en) Method of making an integrated circuit structure by using a non-conductive plug
KR100240128B1 (en) Manufacturing process of a semiconductor device
US6258466B1 (en) Metallization on titanium aluminide
KR100214852B1 (en) Forming method for metal wiring in semiconductor device
US6004876A (en) Low resistance interconnect for a semiconductor device and method of fabricating the same
WO1997022144A1 (en) Reverse damascene via structures
US5976970A (en) Method of making and laterally filling key hole structure for ultra fine pitch conductor lines
US6191031B1 (en) Process for producing multi-layer wiring structure
US6465376B2 (en) Method and structure for improving electromigration of chip interconnects
US6075293A (en) Semiconductor device having a multi-layer metal interconnect structure
US6362526B1 (en) Alloy barrier layers for semiconductors
US6759324B1 (en) Method of forming a low resistance contact to underlying aluminum interconnect by depositing titanium in a via opening and reacting the titanium with the aluminum
US6395629B1 (en) Interconnect method and structure for semiconductor devices
US5587339A (en) Method of forming contacts in vias formed over interconnect layers
US5909635A (en) Cladding of an interconnect for improved electromigration performance
US6617231B1 (en) Method for forming a metal extrusion free via
US6133628A (en) Metal layer interconnects with improved performance characteristics
US20020127849A1 (en) Method of manufacturing dual damascene structure
JPH08139190A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SGS-THOMSON MICROELECTRONICS, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SIDHWA, ARDESHIR J.;MELOSKY, STEPHEN JOHN;REEL/FRAME:008794/0986

Effective date: 19971030

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: STMICROELECTRONICS, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:SGS-THOMSON MICROELECTRONICS, INC.;REEL/FRAME:013110/0627

Effective date: 19980519

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12