US20020016038A1 - Method for manufacturing a floating gate in a flash memory device - Google Patents
Method for manufacturing a floating gate in a flash memory device Download PDFInfo
- Publication number
- US20020016038A1 US20020016038A1 US09/879,645 US87964501A US2002016038A1 US 20020016038 A1 US20020016038 A1 US 20020016038A1 US 87964501 A US87964501 A US 87964501A US 2002016038 A1 US2002016038 A1 US 2002016038A1
- Authority
- US
- United States
- Prior art keywords
- film
- psg
- flash memory
- memory device
- floating gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 20
- 229920005591 polysilicon Polymers 0.000 claims abstract description 20
- 125000006850 spacer group Chemical group 0.000 claims abstract description 15
- 238000000059 patterning Methods 0.000 claims abstract description 3
- 238000005530 etching Methods 0.000 claims description 10
- 239000004065 semiconductor Substances 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 description 10
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- -1 OXY NITRIDE Chemical class 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- a method of manufacturing a floating gate in a flash memory device is disclosed. More particularly, a method of manufacturing a floating gate in a flash memory device, which can minimize the size of the device without damaging a polysilicon film and a field oxide film is disclosed.
- the size of a flash memory device in which a floating gate and a control gate are stacked to form a word line, is determined by the distance between the floating gates formed to be overlapped with a given region on a field oxide film. That is, in order to reduce the size of the device, the distance between the floating gates must be reduced. Though various methods have been proposed, they cause many problems when being applied in a mass production process, and, as a result most of which have not implemented.
- a tunnel oxide film, a polysilicon film and a first nitride film are sequentially formed on a semiconductor substrate on a given region of which a field oxide film is formed.
- the first nitride film is patterned by lithography process and etching process using a mask for floating gate.
- the first nitride film is patterned to be overlapped with a given region of the field oxide film.
- a spacer is formed at the sidewall of the first nitride film by means of a second nitride film.
- the polysilicon film and the tunnel oxide film are etched using the nitride film pattern in which the spacer is formed as a mask.
- the nitride pattern is removed to form a floating gate.
- the floating gate is formed by the above process, the nitride film and the nitride spacer are removed by means of wet etch process using H 3 PO 4 .
- the underlying polysilicon film is damaged by the H 2 PO 4 l , which may critically affect the operation of the device.
- a method of manufacturing a floating gate in a flash memory device which can minimize the distance between floating gates using a relatively large design rule is disclosed.
- a method of manufacturing a floating gate in a flash memory device which can minimize the distance between floating gates without damaging a polysilicon film and a field oxide film is disclosed.
- the disclosed method is characterized in that it comprises the steps of forming a tunnel oxide film and a polysilicon film on a semiconductor substrate on a portion of which a field oxide film is formed; forming a first PSG film on the polysilicon film and then patterning the first PSG film; forming a second PSG film on the entire structure and then blanket-etching the second PSG film, thus forming a spacer at the sidewall of the first PSG film pattern; etching the polysilicon film and the tunnel oxide film by means of etching process, using the first PSG film pattern at which the spacer is formed as a mask; and removing the first PSG film pattern and the spacer.
- FIGS. 1A to 1 C are cross-sectional views illustrating a method of manufacturing a floating gate in a flash memory device according to one disclosed method.
- FIG. 2 is a graph showing etch ratio depending on the concentration of an oxide film and BOE.
- FIGS. 1A to 1 C are cross-sectional views for explaining a method of manufacturing a floating gate in a flash memory device.
- a field oxide film 12 is formed on a given region of a semiconductor substrate 11 .
- a tunnel oxide film 13 and a polysilicon film 14 are formed on the entire structure.
- a first PSG film 15 is formed on the polysilicon film 14 .
- the first PSG film 15 is patterned by means of lithography and etching process using a mask for floating gate.
- the first PSG film 15 is formed to be overlapped with a given region of the field oxide film 12 .
- the polysilicon film 14 is formed with a thickness ranging from about 400 ⁇ to about 1000 ⁇ and the first PSG film 15 is formed with a thickness ranging from about 400 ⁇ to about 2500 ⁇ .
- a second PSG film (not specifically shown in FIG. 1B, see the spacer 16 ) is formed with a thickness ranging from about 400 ⁇ to about 2500 ⁇ on the entire structure including the patterned first PSG film 15 .
- the second PSG film is etched by means of blanket-etching process to form a spacer 16 at the sidewall of the first PSG film 15 .
- the polysilicon 14 and the tunnel oxide film 13 are etched using the first PSG film 15 at which the spacer 16 is formed as a mask.
- the spacer 16 and the first PSG film 15 are removed to form a floating gate.
- the spacer 16 and the first PSG film 15 both of which are formed by the second PSG film are removed by HF or BOE, wherein it is preferably removed by solution with 50:1 HF or 9:1 BOE.
- Table 1 and Table 2 show etch ratio depending on etch solutions for various films and FIG. 2 is a graph showing etch ratio depending on the concentration of the oxide film and BOE.
- the distance between the floating gates can be minimized without damaging a polysilicon film and a field oxide film used in a floating gate. Therefore, it can reduce the size of a device and can thus improve reliability of the device.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- 1. Field of the Invention
- A method of manufacturing a floating gate in a flash memory device is disclosed. More particularly, a method of manufacturing a floating gate in a flash memory device, which can minimize the size of the device without damaging a polysilicon film and a field oxide film is disclosed.
- 2. Description of the Prior Art
- The size of a flash memory device, in which a floating gate and a control gate are stacked to form a word line, is determined by the distance between the floating gates formed to be overlapped with a given region on a field oxide film. That is, in order to reduce the size of the device, the distance between the floating gates must be reduced. Though various methods have been proposed, they cause many problems when being applied in a mass production process, and, as a result most of which have not implemented.
- As one example, a method by will be explained by which the distance between the floating gates is made less 0.15 μm using a relatively large design rule ranging from 0.35 μm to about 0.25 μm without additional equipment.
- A tunnel oxide film, a polysilicon film and a first nitride film are sequentially formed on a semiconductor substrate on a given region of which a field oxide film is formed. Next, the first nitride film is patterned by lithography process and etching process using a mask for floating gate. The first nitride film is patterned to be overlapped with a given region of the field oxide film. Then, a spacer is formed at the sidewall of the first nitride film by means of a second nitride film. Thereafter, the polysilicon film and the tunnel oxide film are etched using the nitride film pattern in which the spacer is formed as a mask. Thus, the nitride pattern is removed to form a floating gate.
- If the floating gate is formed by the above process, the nitride film and the nitride spacer are removed by means of wet etch process using H3PO4. However, the underlying polysilicon film is damaged by the H2PO4l , which may critically affect the operation of the device.
- In order to solve this problem, a CVD oxide film is used instead of the nitride film and a CVD oxide film wet etch or dry etch process using BOE or HF is employed. However, another problem is associated with this technique in that the field oxide film is exposed by the etching process is consequently etched.
- A method of manufacturing a floating gate in a flash memory device, which can minimize the distance between floating gates using a relatively large design rule is disclosed.
- Further, a method of manufacturing a floating gate in a flash memory device, which can minimize the distance between floating gates without damaging a polysilicon film and a field oxide film is disclosed.
- The disclosed method is characterized in that it comprises the steps of forming a tunnel oxide film and a polysilicon film on a semiconductor substrate on a portion of which a field oxide film is formed; forming a first PSG film on the polysilicon film and then patterning the first PSG film; forming a second PSG film on the entire structure and then blanket-etching the second PSG film, thus forming a spacer at the sidewall of the first PSG film pattern; etching the polysilicon film and the tunnel oxide film by means of etching process, using the first PSG film pattern at which the spacer is formed as a mask; and removing the first PSG film pattern and the spacer.
- The aforementioned aspects and other features of the disclosed method will be explained in the following description, taken in conjunction with the accompanying drawings, wherein:
- FIGS. 1A to1C are cross-sectional views illustrating a method of manufacturing a floating gate in a flash memory device according to one disclosed method; and
- FIG. 2 is a graph showing etch ratio depending on the concentration of an oxide film and BOE.
- The disclosed method will be described in detail by way of a preferred embodiment with reference to accompanying drawings.
- FIGS. 1A to1C are cross-sectional views for explaining a method of manufacturing a floating gate in a flash memory device. Referring now to FIG. 1A, a
field oxide film 12 is formed on a given region of asemiconductor substrate 11. Then, atunnel oxide film 13 and apolysilicon film 14 are formed on the entire structure. Next, a first PSG film 15 is formed on thepolysilicon film 14. Then, the first PSG film 15 is patterned by means of lithography and etching process using a mask for floating gate. The first PSG film 15 is formed to be overlapped with a given region of thefield oxide film 12. At this time, thepolysilicon film 14 is formed with a thickness ranging from about 400 Å to about 1000 Å and the first PSG film 15 is formed with a thickness ranging from about 400 Å to about 2500 Å. - Referring now to FIG. 1B, a second PSG film (not specifically shown in FIG. 1B, see the spacer16) is formed with a thickness ranging from about 400 Å to about 2500 Å on the entire structure including the patterned first PSG film 15. The second PSG film is etched by means of blanket-etching process to form a spacer 16 at the sidewall of the first PSG film 15. The
polysilicon 14 and thetunnel oxide film 13 are etched using the first PSG film 15 at which the spacer 16 is formed as a mask. - Referring now to FIG. 1C, the spacer16 and the first PSG film 15 are removed to form a floating gate. At this time, the spacer 16 and the first PSG film 15 both of which are formed by the second PSG film, are removed by HF or BOE, wherein it is preferably removed by solution with 50:1 HF or 9:1 BOE.
- Table 1 and Table 2 show etch ratio depending on etch solutions for various films and FIG. 2 is a graph showing etch ratio depending on the concentration of the oxide film and BOE.
TABLE 1 ITEM 50 HF 100 HF THERMAL FOX 1.0 0.6 100″ SAC LTO AS DEP. 8.0 4.1 ANNEALED MTO AS DEP. 2.5 1.2 780/1.2 torr ANNEALED 2.1 N20:SiH4 = 4000:80 sccm HTO AS DEP. 2.9 0.5 850/0.8 torr ANNEALED 3.1 N20:DCS = 600:60 sccm TEOS PETEOS AS DEP. 2.5 1.8 100″ ANNEALED LPTEOS AS DEP. 7.0 3.3 710/0.4 torr ANNEALED 3.6 100″ 1.2 100″ TEOS:02 = 120:5 sccm BPSG #166 AS DEP. 17.2 8.3 550/03 107 g/ cm 2ANNEALED 8.3 4.1 TMB:TMP = 16:6 Mol % FTPS 8.1 4.2 850/30′ A & F #186 AS DEP. 22.4 9.6 550/03 107 g/ cm 2ANNEALED 9.5 4.7 TMB:TMP = 18:6 Mol % FTPS 9.3 4.7 850/30′ A & F PSG 03 PSG AS DEP. 66.0 15.4 100″ ANNEALED 58.4 OXY PE OXY AS DEP. 1.4 0.5 100″ NITRIDE ANNEALED PEMSOXY AS DEP. 13.9 ANNEALED ANNEAL ENVIRONMENT 850/30′ 850/20′ (850/30′) -
TABLE 2 ITEM 9BOE 50BOE 100BOE 300BOE THERMAL FOX 14.8 3.1 1.5 0.2 SAC LTO AS DEP. 52.6 6.6 ANNEALED MTO AS DEP. 27.5 4.4 3.8 0.7 ANNEALED 3.4 HTO AS DEP. 33.4 5.2 5.1 1.2 ANNEALED 5.0 TEOS PETEOS AS DEP. 8.6 4.4 ANNEALED LPTEOS AS DEP. 71.6 9.8 ANNEALED 4.4 100″ BPSG #166 AS DEP. 7.5 1.5 ANNEALED 3.8 FTPS 3.8 #186 AS DEP. 7.3 1.5 ANNEALED 3.9 FTPS 3.8 PSG O3 PSG AS DEP. 214.5 50″ 22.6 50″ 3.4 ANNEALED 137.8 50″ 15.6 50″ OXY NITRIDE PE OXY AS DEP. 30.2 50″ 1.8 0.7 50″ ANNEALED PEMSOXY AS DEP. 29.0 50″ 5.8 50″ 1.3 50″ ANNEALED ANNEAL 850/30″ 850/30″ ENVIRONMENT - As shown in Tables 1 and 2, for example, in case of using 50:1 HF, a thermal oxide film is etched by 1 Å per second and the PSG film is etched by 11 Å per second. Therefore, the thermal oxide film and the PSG film has the etch ratio of 66:1, respectively.
- Therefore, for example, when a PSG film having the thickness of 1000 Å is removed, the field oxide film is etched or damaged by 15.15 Å.
- As mentioned above, according to the present invention, the distance between the floating gates can be minimized without damaging a polysilicon film and a field oxide film used in a floating gate. Therefore, it can reduce the size of a device and can thus improve reliability of the device.
- The present invention has been described with reference to a particular embodiment in connection with a particular application. Those having ordinary skill in the art and access to the teachings of the present invention will recognize additional modifications and applications within the scope thereof.
- It is therefore intended by the appended claims to cover any and all such applications, modifications, and embodiments within the scope of the present invention.
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2000-35358 | 2000-06-26 | ||
KR10-2000-0035358A KR100368322B1 (en) | 2000-06-26 | 2000-06-26 | Method of forming a floating gate in a flash memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020016038A1 true US20020016038A1 (en) | 2002-02-07 |
US6372576B2 US6372576B2 (en) | 2002-04-16 |
Family
ID=19673938
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/879,645 Expired - Lifetime US6372576B2 (en) | 2000-06-26 | 2001-06-12 | Method for manufacturing a floating gate in a flash memory device |
Country Status (3)
Country | Link |
---|---|
US (1) | US6372576B2 (en) |
JP (1) | JP2002026159A (en) |
KR (1) | KR100368322B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10580783B2 (en) | 2018-03-01 | 2020-03-03 | Sandisk Technologies Llc | Multi-tier three-dimensional memory device containing differential etch rate field oxides and method of making the same |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100355238B1 (en) * | 2000-10-27 | 2002-10-11 | 삼성전자 주식회사 | Method for fabricating cell of flash memory device |
KR100885498B1 (en) | 2002-12-31 | 2009-02-24 | 동부일렉트로닉스 주식회사 | Method for forming a semiconductor device |
KR100520684B1 (en) * | 2003-11-19 | 2005-10-11 | 주식회사 하이닉스반도체 | Method of manufacturing flash memory device |
KR100514173B1 (en) * | 2004-01-15 | 2005-09-09 | 삼성전자주식회사 | method for manufacturing gate electrode of semiconductor device |
KR100824633B1 (en) * | 2006-09-06 | 2008-04-24 | 동부일렉트로닉스 주식회사 | Flash memory device and manufacturing method thereof |
KR100816727B1 (en) | 2006-09-20 | 2008-03-27 | 주식회사 하이닉스반도체 | Method for manufacturing flash memory device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100239459B1 (en) * | 1996-12-26 | 2000-01-15 | 김영환 | Semiconductor memory device and manufacturing method thereof |
KR100221619B1 (en) * | 1996-12-28 | 1999-09-15 | 구본준 | A fabrication method of flash memory cell |
-
2000
- 2000-06-26 KR KR10-2000-0035358A patent/KR100368322B1/en not_active IP Right Cessation
-
2001
- 2001-03-29 JP JP2001094982A patent/JP2002026159A/en active Pending
- 2001-06-12 US US09/879,645 patent/US6372576B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10580783B2 (en) | 2018-03-01 | 2020-03-03 | Sandisk Technologies Llc | Multi-tier three-dimensional memory device containing differential etch rate field oxides and method of making the same |
Also Published As
Publication number | Publication date |
---|---|
US6372576B2 (en) | 2002-04-16 |
KR20020001146A (en) | 2002-01-09 |
KR100368322B1 (en) | 2003-01-24 |
JP2002026159A (en) | 2002-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0642168B1 (en) | Non-volatile semiconductor memory device | |
US6403494B1 (en) | Method of forming a floating gate self-aligned to STI on EEPROM | |
US5610091A (en) | Method for manufacturing a non-volatile memory cell | |
US7745284B2 (en) | Method of manufacturing flash memory device with conductive spacers | |
US20060220144A1 (en) | Semiconductor device and its manufacture method | |
US5789294A (en) | Manufacturing method of nonvolatile memory | |
US7390716B2 (en) | Method of manufacturing flash memory device | |
US7575972B2 (en) | Method of manufacturing nonvolatile memory device | |
JPWO2006070474A1 (en) | Manufacturing method of semiconductor device | |
KR100381850B1 (en) | Shallow trench isolation type semiconductor device and method of forming it | |
US6372576B2 (en) | Method for manufacturing a floating gate in a flash memory device | |
US6897116B2 (en) | Method and structure to improve the gate coupling ratio (GCR) for manufacturing a flash memory device | |
US6800525B2 (en) | Method of manufacturing split gate flash memory device | |
US20040152268A1 (en) | Novel method of fabricating split gate flash memory cell without select gate-to-drain bridging | |
US6297099B1 (en) | Method to free control tunneling oxide thickness on poly tip of flash | |
US6469340B2 (en) | Flash memory device with an inverted tapered floating gate | |
KR20020096610A (en) | Non-volatile memory device having floating gate and Method of manufacturing the same | |
US6218246B1 (en) | Fabrication method of triple polysilicon flash eeprom arrays | |
US7067374B2 (en) | Manufacturing methods and structures of memory device | |
US20050029572A1 (en) | Fabrication of non-volatile memory cell | |
KR100640533B1 (en) | Split gate type non-volatile memory device and manufacturing method thereof | |
US20090142914A1 (en) | Method for Manufacturing Semiconductor Device | |
US20090011584A1 (en) | Method for forming transistor of semiconductor device | |
CN100517657C (en) | SONOS Flash memory manufacture method | |
US6943118B2 (en) | Method of fabricating flash memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO.,LTD., KOREA, RE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JUNG, SUN MUN;LEE, SANG BUM;KIM, JUM SOO;REEL/FRAME:012133/0253 Effective date: 20010520 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SK HYNIX INC, KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:032421/0496 Effective date: 20120413 Owner name: HYNIX SEMICONDUCTOR, INC., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD.;REEL/FRAME:032421/0637 Effective date: 20010406 Owner name: INTELLECTUAL DISCOVERY CO., LTD., KOREA, REPUBLIC Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SK HYNIX INC;REEL/FRAME:032421/0488 Effective date: 20140218 |