US20020008222A1 - Manufacturing process for the integration in a semiconductor chip of an integrated circuit including a high-density integrated circuit components portion and a high-performance logic integrated circuit components portion - Google Patents
Manufacturing process for the integration in a semiconductor chip of an integrated circuit including a high-density integrated circuit components portion and a high-performance logic integrated circuit components portion Download PDFInfo
- Publication number
- US20020008222A1 US20020008222A1 US09/858,335 US85833501A US2002008222A1 US 20020008222 A1 US20020008222 A1 US 20020008222A1 US 85833501 A US85833501 A US 85833501A US 2002008222 A1 US2002008222 A1 US 2002008222A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- polysilicon layer
- circuit components
- performance logic
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
Definitions
- the present invention relates generally to the field of integrated circuit technology, and more specifically to the manufacturing of high-density integrated circuits, typically semiconductor memories, particularly but not exclusively non-volatile ones, and logic circuits. Still more specifically, the invention relates to a manufacturing process for the integration in same chip of a high-density integrated circuit portion, typically a memory, and high-performance logic integrated circuit portion.
- An embodiment of the present invention provides a manufacturing process suitable for integrating in a same semiconductor chip a high-density integrated circuit portion and a high-performance logic integrated circuit portion.
- the process includes:
- a silicidated polysilicon layer comprising a polysilicon layer selectively doped in accordance to a conductivity type of at least the high-performance logic integrated circuit components, covered by a silicide layer;
- gate structures for the high-density integrated circuit components and for the high-performance logic integrated circuit components using said hard mask, the gate structures comprising the silicidated polysilicon layer covered with the hard mask;
- contact openings for electrically contacting the high-density integrated circuit components and the high-performance logic integrated circuit components wherein at least the contact openings for electrically contacting the high-density integrated circuit components are formed in self-alignment with the gate structures thereof.
- FIGS. 1A, 2, 3 , 4 A, 5 A, 6 A, 7 , 8 A, 9 A 1 , 9 A 2 , 10 A 1 and 10 A 2 schematically show in cross-sectional views a sequence of the main steps of a process according to the present invention for the manufacturing of transistors of a high-performance logic circuit;
- FIGS. 1B and 4B to 10 B schematically show in cross-sectional views a corresponding sequence of the main process steps for the manufacturing of a memory according to an embodiment of the invention.
- FIGS. 1A and 1B schematically show in cross-section a first portion L and, respectively, a second portion M of a semiconductor chip in which high-performance logic circuits and a semiconductor memory will be integrated.
- the first portion L of the chip will host a pair of complementary transistors of a high-performance logic circuit
- the second portion M will host a pair of memory cells of a memory cell matrix for a semiconductor memory, particularly a non-volatile memory such as an EPROM, an EEPROM or a Flash EEPROM.
- field oxide regions 2 are selectively formed in any conventional way, e.g., by means of the so-called LOCOS technique. Between the field oxide regions 2 , a logic transistor gate oxide layer 3 is formed over a surface of the substrate 1 .
- the thickness of the logic transistor gate oxide layer 3 is for example in the range 20-100 ⁇ . From the logic transistor gate oxide layer 3 , gate oxides of the transistors of the high-performance logic circuit will be formed.
- N type wells 4 are formed in the P type substrate 1 .
- N-channel transistors of the high-performance logic circuit can be formed directly in the P type substrate 1 or, if preferred, P type wells with suitable doping can be formed in the P type substrate 1 . It is to be noted that the conductivity type of the substrate 1 , and thus that of the well 4 , can be opposite to those previously described.
- a polysilicon layer 5 is deposited over the field oxide regions 2 and the gate oxide layer 3 .
- a memory cell gate oxide layer 6 is formed over the substrate 1 . From the memory cell oxide layer 6 gate oxides for the memory cells will be obtained.
- the oxide layer 6 can be the logic transistor gate oxide layer 3 or a different oxide layer, depending on the type of memory cells which are to be formed (EPROM, EEPROM, Flash EEPROM).
- the thickness of the memory cell gate oxide layer 6 is for example in the range 70-120 ⁇ .
- a polysilicon layer 7 is deposited.
- the polysilicon layer 7 is a first, lower polysilicon layer (first poly), while the polysilicon layer 5 previously mentioned is a second, upper polysilicon layer (second poly).
- the first polysilicon layer 7 will be used to form floating gates of the memory cells.
- a dielectric layer 8 is formed over the first polysilicon layer 7 .
- the interpoly dielectric is formed as a triple layer comprised of a lower oxide layer, an intermediate nitride layer, and an upper oxide layer (Oxide-Nitride-Oxide or ONO).
- the second polysilicon layer 5 which in the portion L of the chip is deposited directly over the logic transistor gate oxide layer 3 , is here deposited over the interpoly dielectric layer 8 .
- the second polysilicon layer 5 will form the control gates of the memory cells.
- the second polysilicon layer 5 is then submitted to selective doping to reduce the resistivity thereof.
- the portions of the polysilicon layer 5 which will have to form the gates of N-channel transistors are doped with N type dopants, while the portions of the polysilicon layer 5 that will have to form the gates of the P-channel transistors are doped with P type dopants.
- a first mask indicated as 9 in FIG.
- a suitable N type dopant such as As or P in a dose of 5*10 14 to 5*10 15 , is then implanted into the exposed portions of the polysilicon layer 5 , that is the portions from which the gates of the N-channel transistors of the high-performance logic circuit will be formed, and optionally the portions from which the control gates of the memory cells will be formed.
- the first mask 9 is removed, and a second mask, indicated as 10 in FIG. 3, is applied to expose the portions of the polysilicon layer 5 that, after definition, will form the gates of the P-channel transistors of the high-performance logic circuit, protecting the remaining portions of the polysilicon layer 5 (that is, the portions of the polysilicon layer 5 previously doped, and those which will form the control gates of the memory cells).
- a suitable P type dopant such as B or BF 2 in a dose of 5*10 14 to 5*10 15 , is then implanted into the exposed portions of the polysilicon layer 5 . Then, also the second mask 10 is removed.
- a metal silicide layer 11 e.g., WSi 2
- a layer of a suitable metal such as W
- W is first deposited over the polysilicon layer 5 ; then, by means of a suitable thermal treatment, the metal atoms are made to react with the silicon atoms in the polysilicon layer 5 so as to form the silicide layer 11 .
- the silicide layer 11 also called polycide, is formed over the whole of the polysilicon layer 5 , that is both over the portions of the polysilicon layer 5 that will form the gates of the N-channel and P-channel transistors of the high-performance logic circuit (FIG. 4A), and over the portions of the polysilicon layer 5 which will form the control gates of the memory cells (FIG. 4B). It is worth remarking that the polysilicon layer 5 is silicidated before the patterning thereof.
- a dielectric layer 12 such as a nitride layer is formed over the silicide layer 11 , typically by deposition.
- a dielectric layer 12 will be used to form a so-called hard mask for the definition (patterning) of the polysilicon layer 5 .
- Provision of a hard mask is advantageous in the definition of sub-micrometric geometries in polysilicon layers, thanks to the fact that it increases the degree of reflectivity of the structure to be defined.
- a photoresist layer is deposited over the chip, then by means of a photolithographic mask the photoresist layer is selectively exposed to light, it is developed to selectively remove it, and then a selective etch is carried out.
- the dielectric layer 12 is selectively removed, thus forming a hard mask that leaves exposed the portions of the polysilicon layer 5 which will have to be removed in the following steps.
- a resist mask 120 covers all the chip surface, except from regions of the dielectric layer 12 which are to be removed to allow access to the underlying polysilicon layer 5 ; preferably, such regions are located over the field oxide 2 .
- the dielectric layer 12 is then etched away from the exposed regions, so as to expose the surface of the polysilicon layer 5 .
- the following process steps provide for the formation, in conventional ways, of source regions and drain regions 13 and 14 for the N-channel and, respectively, P-channel transistors of the high-performance logic circuit.
- the source and drain regions 13 and 14 of the transistors of the high-performance logic circuit have the so-called Lightly-Doped Drain (LDD) structure, with a shallower, relatively lightly doped portion 131 , 141 aside the gate structures, and a deeper, more heavily doped portion 132 , 142 farther from the gate structures.
- LDD Lightly-Doped Drain
- Such a structure is obtained by firstly introducing into the substrate, in self alignment with the gate structures of the transistors, a relatively light dose of dopants, then forming insulating material sidewall spacers 17 at the sides of the gate structures, extending down to the substrate surface so as to cover the lightly doped portions 131 , 141 of the source and drain regions 13 , 14 , and then forming the deeper, more heavily doped portions 132 , 142 of the source and drain regions. Sidewall spacers 17 are also inherently formed at the sides of the gate structures of the memory cells.
- Salicidation of the active areas is also contemplated: to this end, a layer of a suitable metal such as Ti or Co is firstly deposited over the whole surface of the chip, then a thermal treatment is carried out; during the thermal treatment, the metal atoms react with silicon atoms to form a metal silicide; this only takes place where the metal atoms lies directly over silicon or polysilicon, while over the dielectric layers and the sidewall spacers no reaction takes place and no silicide is formed.
- a suitable metal such as Ti or Co
- the polysilicon layer 5 is not salicidated is not a problem, and does not affect the performance of the logic circuit.
- the polysilicon layer 5 has previously been submitted to a blank silicidation and the polycide layer 11 has been formed over the polysilicon layer 5 .
- the electric performance of the polycide layer 11 are substantially equivalent to those of a salicide layer.
- the formation of salicide regions 18 where contacts to the polysilicon layer 5 are to be formed improves the contact conductivity.
- FIGS. 9 A 1 , 9 A 2 which is a cross-section along line IX-IX in FIG. 9A 1 ) and 9 B, the structure is ready to receive by deposition a dielectric layer 19 , in which contact openings will formed.
- a mask 20 contact mask
- the openings in the contact mask 20 extend over the gate structures of the memory cells, and possibly also over the gate structures of the transistors of the high-performance logic circuit.
- the contact openings to be opened in the dielectric layer are defined in self-alignment with the gate structures of the memory cells and, possibly, also of the transistors of the high-performance logic circuit.
- this is not a concern, since during the following selective etch to remove the dielectric layer 19 , such gate structures are not damaged, due to the presence of the hard mask layer 12 and the sidewall spacers 17 that protect the polysilicon layer 5 .
- FIGS. 10 A 1 , 10 A 2 (which is a cross-section along line X-X in FIG. 10A 1 ) and 10 B, after having defined contact openings in the dielectric layer 19 , a metal layer 21 is deposited over the chip; the metal layer 21 penetrates into the contact openings thus contacting, through the respective salicide regions 18 , the source and drain regions 13 , 14 and the gate of the transistors of the high performance logic circuit, and the drain regions 16 of the memory cells. Similar contacts to the source regions 15 of the memory cells, not shown, will clearly be provided for in selected regions of the memory matrix.
- the metal layer 21 is then patterned to define metal strips.
- the process described above allows one to take advantage of the techniques of salicidation of active areas, from one hand, and Self-Aligned Contact (SAC) formation from the other hand: the first technique increases the performance of logic circuits, by reducing the resistivity of the source and drain regions of the transistors, while the second technique forms compact arrays of a memory cells.
- SAC Self-Aligned Contact
- the steps of properly doping, with N type and P type dopants, the polysilicon layer 5 do not necessarily have to be performed before silicidation thereof; as an alternative, the polysilicon layer 5 can be submitted to the required doping even after the blank formation of the silicide layer 6 .
- HV transistors capable of handling a relatively high voltage, higher than the operating voltage of the high performance logic circuits.
- Such transistors called high voltage (HV) transistors, could be necessary for the memory, for example in order to perform electrical modification of the content thereof.
- HV transistors can have a structure similar to that of the transistors of the high performance logic circuits, except for a thicker gate oxide, which provides the HV transistors with higher than normal breakdown voltages.
- the specific gate structure of the memory cells is unessential, depending solely on the specific kind of memory to be integrated.
- a memory with single polysilicon level memory cells can for example be fabricated using the process of the invention.
- the process according to the present invention is equally not limited to the integration of non-volatile memories, being more generally suitable for the integration of any kind of semiconductor memory.
- the process according to the invention is suitable for the integration in a semiconductor chip of an integrated circuit including a high-density integrated circuit components portion and a high-performance logic integrated circuit components portion.
Abstract
Description
- The present invention relates generally to the field of integrated circuit technology, and more specifically to the manufacturing of high-density integrated circuits, typically semiconductor memories, particularly but not exclusively non-volatile ones, and logic circuits. Still more specifically, the invention relates to a manufacturing process for the integration in same chip of a high-density integrated circuit portion, typically a memory, and high-performance logic integrated circuit portion.
- As known, in a semiconductor memory the most of the chip area is occupied by the array of memory cells, the so-called memory matrix. Thus, in order to keep the chip dimensions small enough while the number of memory cells increases, the dimensions of the memory cells have to be shrunk, so as to pack more and more memory cells per chip unit area.
- However, one of the factors that limits the possibility of shrinking the memory cells' dimensions is the possibility of reducing the dimensions of the contacts. In a memory matrix, a large number of contacts are provided, e.g., for contacting the memory cells' drain regions by the metal bit lines. Current memory chips can have several tens of millions of contacts.
- The reason why the contact dimensions cannot be easily shrunk is mainly lithographic, and gives rise to an increased defectivity, that is, a low production yield.
- In recent years, several new techniques of forming contacts have been proposed, in the attempt to shrink the contact dimensions without increasing the defectivity of the memory chips. One of such new techniques is the so-called Self-Aligned Contact (shortly, SAC) technique, in which by using an anisotropic etch non-conductive layers are advantageously used to relax the contact mask design rules.
- However, new difficulties now arise in view of the trend towards the integration in a same semiconductor chip of a semiconductor memory and high-performance logic circuits, for the reasons to be explained.
- Conventionally, high-performance logic circuits take advantage of another technique, known as salicidation, or self-aligned silicidation, providing for a self-aligned formation of metal silicides on active areas and on polysilicon layers. The use of salicidation has made possible higher circuit performance.
- Thus, the general practice now provides for using the SAC technique for the fabrication of semiconductor memories, and salicidation for the production of high-performance logic circuits.
- Unfortunately, the above two techniques are scarcely compatible. This prevents or makes difficult the integration in a same chip of a memory and high-performance logic circuits.
- An embodiment of the present invention provides a manufacturing process suitable for integrating in a same semiconductor chip a high-density integrated circuit portion and a high-performance logic integrated circuit portion.
- The process includes:
- over a semiconductor substrate, insulatively placing a silicidated polysilicon layer, comprising a polysilicon layer selectively doped in accordance to a conductivity type of at least the high-performance logic integrated circuit components, covered by a silicide layer;
- selectively covering the silicidated polysilicon layer with a hard mask;
- defining gate structures for the high-density integrated circuit components and for the high-performance logic integrated circuit components using said hard mask, the gate structures comprising the silicidated polysilicon layer covered with the hard mask; and
- in a dielectric layer formed over the chip, forming contact openings for electrically contacting the high-density integrated circuit components and the high-performance logic integrated circuit components, wherein at least the contact openings for electrically contacting the high-density integrated circuit components are formed in self-alignment with the gate structures thereof.
- The features and advantages of the present invention will be made clearer by the following detailed description of a possible practical embodiment thereof, illustrated merely by way of a non-limiting example in the annexed drawings, wherein:
- FIGS. 1A, 2,3, 4A, 5A, 6A, 7, 8A, 9A1, 9A2, 10A1 and 10A2 schematically show in cross-sectional views a sequence of the main steps of a process according to the present invention for the manufacturing of transistors of a high-performance logic circuit; and
- FIGS. 1B and 4B to10B schematically show in cross-sectional views a corresponding sequence of the main process steps for the manufacturing of a memory according to an embodiment of the invention.
- Making reference to the drawings, FIGS. 1A and 1B schematically show in cross-section a first portion L and, respectively, a second portion M of a semiconductor chip in which high-performance logic circuits and a semiconductor memory will be integrated. The first portion L of the chip will host a pair of complementary transistors of a high-performance logic circuit, while the second portion M will host a pair of memory cells of a memory cell matrix for a semiconductor memory, particularly a non-volatile memory such as an EPROM, an EEPROM or a Flash EEPROM.
- Referring to FIG. 1A, in a
semiconductor substrate 1, for example of the P conductivity type, with suitable doping level,field oxide regions 2 are selectively formed in any conventional way, e.g., by means of the so-called LOCOS technique. Between thefield oxide regions 2, a logic transistorgate oxide layer 3 is formed over a surface of thesubstrate 1. The thickness of the logic transistorgate oxide layer 3 is for example in the range 20-100 Å. From the logic transistorgate oxide layer 3, gate oxides of the transistors of the high-performance logic circuit will be formed. - For the formation of P-channel transistors of the high-performance logic circuit,
N type wells 4 are formed in theP type substrate 1. N-channel transistors of the high-performance logic circuit can be formed directly in theP type substrate 1 or, if preferred, P type wells with suitable doping can be formed in theP type substrate 1. It is to be noted that the conductivity type of thesubstrate 1, and thus that of thewell 4, can be opposite to those previously described. - A
polysilicon layer 5 is deposited over thefield oxide regions 2 and thegate oxide layer 3. - Referring now to FIG. 1B, i.e., to the portion of the chip dedicated to the memory matrix, over the substrate1 a memory cell
gate oxide layer 6 is formed. From the memorycell oxide layer 6 gate oxides for the memory cells will be obtained. Theoxide layer 6 can be the logic transistorgate oxide layer 3 or a different oxide layer, depending on the type of memory cells which are to be formed (EPROM, EEPROM, Flash EEPROM). The thickness of the memory cellgate oxide layer 6 is for example in the range 70-120 Å. - Over the memory cell gate oxide layer6 a
polysilicon layer 7 is deposited. Thepolysilicon layer 7 is a first, lower polysilicon layer (first poly), while thepolysilicon layer 5 previously mentioned is a second, upper polysilicon layer (second poly). Thefirst polysilicon layer 7 will be used to form floating gates of the memory cells. Over thefirst polysilicon layer 7, a dielectric layer 8 (interpoly dielectric) is formed. Typically, the interpoly dielectric is formed as a triple layer comprised of a lower oxide layer, an intermediate nitride layer, and an upper oxide layer (Oxide-Nitride-Oxide or ONO). - The
second polysilicon layer 5, which in the portion L of the chip is deposited directly over the logic transistorgate oxide layer 3, is here deposited over the interpolydielectric layer 8. Thesecond polysilicon layer 5 will form the control gates of the memory cells. - The process steps necessary to form the structures depicted in FIGS. 1A and 1B can be completely conventional, and for this reason will not be described in further detail. Starting from these structures, the
second polysilicon layer 5 is then submitted to selective doping to reduce the resistivity thereof. Preferably, at least as far as the transistors of the high-performance logic circuit are concerned, the portions of thepolysilicon layer 5 which will have to form the gates of N-channel transistors are doped with N type dopants, while the portions of thepolysilicon layer 5 that will have to form the gates of the P-channel transistors are doped with P type dopants. To this end, two distinct masks are used: a first mask, indicated as 9 in FIG. 2, is used to expose the portions of thepolysilicon layer 5 that, after definition, will form the gates of N-channel transistors of the high-performance logic circuit, protecting from dopant implantation at least the portions ofpolysilicon layer 5 which will form the gates of the P-channel transistors of the high-performance logic circuit; the same mask 9 can also leave exposed the portions of thepolysilicon layer 5 which will form the control gates of the memory cells. A suitable N type dopant, such as As or P in a dose of 5*1014 to 5*1015, is then implanted into the exposed portions of thepolysilicon layer 5, that is the portions from which the gates of the N-channel transistors of the high-performance logic circuit will be formed, and optionally the portions from which the control gates of the memory cells will be formed. - Then, the first mask9 is removed, and a second mask, indicated as 10 in FIG. 3, is applied to expose the portions of the
polysilicon layer 5 that, after definition, will form the gates of the P-channel transistors of the high-performance logic circuit, protecting the remaining portions of the polysilicon layer 5 (that is, the portions of thepolysilicon layer 5 previously doped, and those which will form the control gates of the memory cells). A suitable P type dopant, such as B or BF2 in a dose of 5*1014 to 5*1015, is then implanted into the exposed portions of thepolysilicon layer 5. Then, also thesecond mask 10 is removed. - Referring now to FIGS. 4A and 4B, a
metal silicide layer 11, e.g., WSi2, is then formed over thepolysilicon layer 5 to further increase the conductivity thereof To this end, a layer of a suitable metal, such as W, is first deposited over thepolysilicon layer 5; then, by means of a suitable thermal treatment, the metal atoms are made to react with the silicon atoms in thepolysilicon layer 5 so as to form thesilicide layer 11. Thesilicide layer 11, also called polycide, is formed over the whole of thepolysilicon layer 5, that is both over the portions of thepolysilicon layer 5 that will form the gates of the N-channel and P-channel transistors of the high-performance logic circuit (FIG. 4A), and over the portions of thepolysilicon layer 5 which will form the control gates of the memory cells (FIG. 4B). It is worth remarking that thepolysilicon layer 5 is silicidated before the patterning thereof. - Then, referring to FIGS. 5A and 5B, a
dielectric layer 12 such as a nitride layer is formed over thesilicide layer 11, typically by deposition. Such adielectric layer 12 will be used to form a so-called hard mask for the definition (patterning) of thepolysilicon layer 5. Provision of a hard mask is advantageous in the definition of sub-micrometric geometries in polysilicon layers, thanks to the fact that it increases the degree of reflectivity of the structure to be defined. After deposition of thedielectric layer 12, a photoresist layer is deposited over the chip, then by means of a photolithographic mask the photoresist layer is selectively exposed to light, it is developed to selectively remove it, and then a selective etch is carried out. By means of the etching process, thedielectric layer 12 is selectively removed, thus forming a hard mask that leaves exposed the portions of thepolysilicon layer 5 which will have to be removed in the following steps. - Then, using the remaining
dielectric layer 12 as a hard mask, another selective etch is carried out, to define by selective removal thepolysilicon layer 5, together with thesilicide layer 11, as well as the underlying layers such as, in the high-performance logic circuit region, the logic transistorgate oxide layer 3, and in the memory matrix region theinterpoly dielectric 8. A following masking step will allow the etching of thefirst polysilicon layer 7 and the memory cellgate oxide layer 6. At the end of this etch, conventional implants are performed in order to form memory cell source and drainregions - At this point it is possible to selectively remove the
dielectric layer 12 from over thepolysilicon layer 5 where it is desired to provide contacts to thepolysilicon layer 5. For example, as shown in FIG. 7 which is a view in cross-section of the N-channel transistor of the high-performance logic circuit along line VII-VII in FIG. 6A, a resistmask 120 covers all the chip surface, except from regions of thedielectric layer 12 which are to be removed to allow access to theunderlying polysilicon layer 5; preferably, such regions are located over thefield oxide 2. Thedielectric layer 12 is then etched away from the exposed regions, so as to expose the surface of thepolysilicon layer 5. - The following process steps provide for the formation, in conventional ways, of source regions and drain
regions regions portion portion material sidewall spacers 17 at the sides of the gate structures, extending down to the substrate surface so as to cover the lightly dopedportions regions portions Sidewall spacers 17 are also inherently formed at the sides of the gate structures of the memory cells. - Salicidation of the active areas is also contemplated: to this end, a layer of a suitable metal such as Ti or Co is firstly deposited over the whole surface of the chip, then a thermal treatment is carried out; during the thermal treatment, the metal atoms react with silicon atoms to form a metal silicide; this only takes place where the metal atoms lies directly over silicon or polysilicon, while over the dielectric layers and the sidewall spacers no reaction takes place and no silicide is formed. At the end of the thermal treatment, the unreacted metal atoms are removed: self-aligned metal silicide, or salicide,
regions 18 are thus formed over the deeper, more heavily dopedportions regions regions salicide regions 18 are not formed over thepolysilicon layer 5, since the latter is covered by the dielectrichard mask 12, except where thepolysilicon layer 5 is not covered by thedielectric layer 12, i.e., where contacts to the polysilicon layer 5 (FIG. 9A2). The fact that thepolysilicon layer 5 is not salicidated is not a problem, and does not affect the performance of the logic circuit. In fact, as shown in FIGS. 4A, 4B, thepolysilicon layer 5 has previously been submitted to a blank silicidation and thepolycide layer 11 has been formed over thepolysilicon layer 5. The electric performance of thepolycide layer 11 are substantially equivalent to those of a salicide layer. In addition, the formation ofsalicide regions 18 where contacts to thepolysilicon layer 5 are to be formed improves the contact conductivity. - After these steps, referring to FIGS.9A1, 9A2 (which is a cross-section along line IX-IX in FIG. 9A1) and 9B, the structure is ready to receive by deposition a
dielectric layer 19, in which contact openings will formed. In order to define contact openings, a mask 20 (contact mask) is applied to thedielectric layer 19, themask 20 leaving exposed the portions of thedielectric layer 19 that will have to be removed so as to open contact openings. It is to be noted that the openings in thecontact mask 20 extend over the gate structures of the memory cells, and possibly also over the gate structures of the transistors of the high-performance logic circuit. In other words, the contact openings to be opened in the dielectric layer are defined in self-alignment with the gate structures of the memory cells and, possibly, also of the transistors of the high-performance logic circuit. However, this is not a concern, since during the following selective etch to remove thedielectric layer 19, such gate structures are not damaged, due to the presence of thehard mask layer 12 and thesidewall spacers 17 that protect thepolysilicon layer 5. - Referring to FIGS.10A1, 10A2 (which is a cross-section along line X-X in FIG. 10A1) and 10B, after having defined contact openings in the
dielectric layer 19, ametal layer 21 is deposited over the chip; themetal layer 21 penetrates into the contact openings thus contacting, through therespective salicide regions 18, the source and drainregions drain regions 16 of the memory cells. Similar contacts to thesource regions 15 of the memory cells, not shown, will clearly be provided for in selected regions of the memory matrix. Themetal layer 21 is then patterned to define metal strips. - The process described above is suitable for the integration in a same chip of a high-performance logic circuit and a memory, particularly a non-volatile one.
- The process described above allows one to take advantage of the techniques of salicidation of active areas, from one hand, and Self-Aligned Contact (SAC) formation from the other hand: the first technique increases the performance of logic circuits, by reducing the resistivity of the source and drain regions of the transistors, while the second technique forms compact arrays of a memory cells.
- The process described above allows one to adopt the SAC technique without preventing the possibility of forming highly conductive, properly doped gate structures for the transistors of the high-performance logic circuit and the memory cells. This result is achieved by submitting the polysilicon layer from which the gates of the transistors, and the control gates of the memory cells are formed to a proper doping to achieve the correct work function, and to a blank silicidation before the definition of the gate structures. The silicidated polysilicon layer is then protected by a hard mask, which will protect the gate structures during formation of contact openings; in this way, it is possible to have contact openings extending over the gate structures of the memory cells without the risk of damaging the gate structures themselves.
- It is to be noted that the steps of properly doping, with N type and P type dopants, the
polysilicon layer 5 do not necessarily have to be performed before silicidation thereof; as an alternative, thepolysilicon layer 5 can be submitted to the required doping even after the blank formation of thesilicide layer 6. - Even if not explicitly shown in the previous description, the process allows one to integrate, together with a memory and high-performance logic circuits, transistors capable of handling a relatively high voltage, higher than the operating voltage of the high performance logic circuits. Such transistors, called high voltage (HV) transistors, could be necessary for the memory, for example in order to perform electrical modification of the content thereof. HV transistors can have a structure similar to that of the transistors of the high performance logic circuits, except for a thicker gate oxide, which provides the HV transistors with higher than normal breakdown voltages.
- While the invention has been particularly shown and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the scope of the invention, defined in the appended claims.
- For example, the specific gate structure of the memory cells is unessential, depending solely on the specific kind of memory to be integrated. A memory with single polysilicon level memory cells can for example be fabricated using the process of the invention.
- The process according to the present invention is equally not limited to the integration of non-volatile memories, being more generally suitable for the integration of any kind of semiconductor memory.
- Still more generally, the process according to the invention is suitable for the integration in a semiconductor chip of an integrated circuit including a high-density integrated circuit components portion and a high-performance logic integrated circuit components portion.
Claims (16)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00201716.8 | 2000-05-15 | ||
EP00201716 | 2000-05-15 | ||
EP00201716.8A EP1156524B1 (en) | 2000-05-15 | 2000-05-15 | Manufacturing process of an integrated circuit including high-density and logic components portion |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020008222A1 true US20020008222A1 (en) | 2002-01-24 |
US6451653B2 US6451653B2 (en) | 2002-09-17 |
Family
ID=8171495
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/858,335 Expired - Lifetime US6451653B2 (en) | 2000-05-15 | 2001-05-15 | Manufacturing process for the integration in a semiconductor chip of an integrated circuit including a high-density integrated circuit components portion and a high-performance logic integrated circuit components portion |
Country Status (2)
Country | Link |
---|---|
US (1) | US6451653B2 (en) |
EP (1) | EP1156524B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6809002B2 (en) * | 2001-05-28 | 2004-10-26 | Oki Electric Industry Co., Ltd. | Method of manufacturing an alignment mark |
US20060014345A1 (en) * | 2004-07-14 | 2006-01-19 | Te-Hsun Hsu | Uniform channel programmable erasable flash EEPROM |
US20090321815A1 (en) * | 2008-06-30 | 2009-12-31 | Sung Suk-Kang | Non-volatile memory device and method of fabricating the same |
CN108054168A (en) * | 2017-11-14 | 2018-05-18 | 上海华力微电子有限公司 | Flash memory unit structure and its manufacturing method |
CN110246839A (en) * | 2018-03-07 | 2019-09-17 | 意法半导体(鲁塞)公司 | It is provided with the integrated circuit for preventing the bait of reverse-engineering and corresponding manufacturing process |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003174106A (en) * | 2001-12-07 | 2003-06-20 | Fujitsu Ltd | Semiconductor device and method of manufacturing the same |
US7166574B2 (en) * | 2002-08-20 | 2007-01-23 | Biosurface Engineering Technologies, Inc. | Synthetic heparin-binding growth factor analogs |
JP2004235313A (en) * | 2003-01-29 | 2004-08-19 | Renesas Technology Corp | Semiconductor device |
US7186614B2 (en) * | 2003-11-10 | 2007-03-06 | Intel Corporation | Method for manufacturing high density flash memory and high performance logic on a single die |
US7759242B2 (en) | 2007-08-22 | 2010-07-20 | Qimonda Ag | Method of fabricating an integrated circuit |
US8692310B2 (en) | 2009-02-09 | 2014-04-08 | Spansion Llc | Gate fringing effect based channel formation for semiconductor device |
US10163719B2 (en) * | 2015-12-15 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming self-alignment contact |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5792684A (en) * | 1997-04-21 | 1998-08-11 | Taiwan Semiconductor Manufacturing Company Ltd | Process for fabricating MOS memory devices, with a self-aligned contact structure, and MOS logic devices with salicide, both on a single semiconductor chip |
US5998251A (en) * | 1997-07-19 | 1999-12-07 | United Microelectronics Corp. | Process and structure for embedded DRAM |
US6037222A (en) * | 1998-05-22 | 2000-03-14 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a dual-gate dielectric module for memory embedded logic using salicide technology and polycide technology |
US6117723A (en) * | 1999-06-10 | 2000-09-12 | Taiwan Semiconductor Manufacturing Company | Salicide integration process for embedded DRAM devices |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03177065A (en) * | 1989-12-06 | 1991-08-01 | Kawasaki Steel Corp | Semiconductor device and its manufacture |
US5783471A (en) * | 1992-10-30 | 1998-07-21 | Catalyst Semiconductor, Inc. | Structure and method for improved memory arrays and improved electrical contacts in semiconductor devices |
JP2848223B2 (en) * | 1993-12-01 | 1999-01-20 | 日本電気株式会社 | Erasing method and manufacturing method for nonvolatile semiconductor memory device |
EP0811983A1 (en) | 1996-06-06 | 1997-12-10 | STMicroelectronics S.r.l. | Flash memory cell, electronic device comprising such a cell, and relative fabrication method |
TW360951B (en) * | 1997-04-01 | 1999-06-11 | Nxp Bv | Method of manufacturing a semiconductor device |
US6015730A (en) | 1998-03-05 | 2000-01-18 | Taiwan Semiconductor Manufacturing Company | Integration of SAC and salicide processes by combining hard mask and poly definition |
-
2000
- 2000-05-15 EP EP00201716.8A patent/EP1156524B1/en not_active Expired - Lifetime
-
2001
- 2001-05-15 US US09/858,335 patent/US6451653B2/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5792684A (en) * | 1997-04-21 | 1998-08-11 | Taiwan Semiconductor Manufacturing Company Ltd | Process for fabricating MOS memory devices, with a self-aligned contact structure, and MOS logic devices with salicide, both on a single semiconductor chip |
US5998251A (en) * | 1997-07-19 | 1999-12-07 | United Microelectronics Corp. | Process and structure for embedded DRAM |
US6037222A (en) * | 1998-05-22 | 2000-03-14 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a dual-gate dielectric module for memory embedded logic using salicide technology and polycide technology |
US6117723A (en) * | 1999-06-10 | 2000-09-12 | Taiwan Semiconductor Manufacturing Company | Salicide integration process for embedded DRAM devices |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6809002B2 (en) * | 2001-05-28 | 2004-10-26 | Oki Electric Industry Co., Ltd. | Method of manufacturing an alignment mark |
US20060014345A1 (en) * | 2004-07-14 | 2006-01-19 | Te-Hsun Hsu | Uniform channel programmable erasable flash EEPROM |
US7335941B2 (en) * | 2004-07-14 | 2008-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Uniform channel programmable erasable flash EEPROM |
US20090321815A1 (en) * | 2008-06-30 | 2009-12-31 | Sung Suk-Kang | Non-volatile memory device and method of fabricating the same |
CN108054168A (en) * | 2017-11-14 | 2018-05-18 | 上海华力微电子有限公司 | Flash memory unit structure and its manufacturing method |
CN110246839A (en) * | 2018-03-07 | 2019-09-17 | 意法半导体(鲁塞)公司 | It is provided with the integrated circuit for preventing the bait of reverse-engineering and corresponding manufacturing process |
Also Published As
Publication number | Publication date |
---|---|
US6451653B2 (en) | 2002-09-17 |
EP1156524B1 (en) | 2014-10-22 |
EP1156524A1 (en) | 2001-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6074915A (en) | Method of making embedded flash memory with salicide and sac structure | |
US6197639B1 (en) | Method for manufacturing NOR-type flash memory device | |
US5751039A (en) | Programmable non-volatile memory cell and method of forming a non-volatile memory cell | |
US6174758B1 (en) | Semiconductor chip having fieldless array with salicide gates and methods for making same | |
US7588983B2 (en) | EEPROM cell and EEPROM device with high integration and low source resistance and method of manufacturing the same | |
US20020081806A1 (en) | NAND-type flash memory devices and methods of fabricating the same | |
US20020130314A1 (en) | Non-volatile memory device having a metal-oxide-nitride-oxide-semiconductor gate structure and fabrication method thereof | |
US6531736B1 (en) | Semiconductor device and method of manufacturing thereof | |
US6784054B2 (en) | Method of manufacturing semiconductor device | |
EP0682364B1 (en) | Method for manufacturing a nonvolatile semiconductor memory device | |
US7008847B2 (en) | Semiconductor device having electrically erasable programmable read-only memory (EEPROM) and mask-ROM and method of fabricating the same | |
US6818504B2 (en) | Processes and structures for self-aligned contact non-volatile memory with peripheral transistors easily modifiable for various technologies and applications | |
US6451653B2 (en) | Manufacturing process for the integration in a semiconductor chip of an integrated circuit including a high-density integrated circuit components portion and a high-performance logic integrated circuit components portion | |
US7919367B2 (en) | Method to increase charge retention of non-volatile memory manufactured in a single-gate logic process | |
US20070158737A1 (en) | Semiconductor device with mask read-only memory and method of fabricating the same | |
US6380584B1 (en) | Semiconductor memory device with single and double sidewall spacers | |
US6344386B1 (en) | Method for fabricating semiconductor device including memory cell region and CMOS logic region | |
KR100275735B1 (en) | Method for manufacturing nor-type flash memory device | |
US7109084B2 (en) | Flash memory device and method for fabricating the same | |
US6238977B1 (en) | Method for fabricating a nonvolatile memory including implanting the source region, forming the first spacers, implanting the drain regions, forming the second spacers, and forming a source line on the source and second spacers | |
JP2003158206A (en) | Method for manufacturing silicide film of flat cell memory device | |
KR20040019191A (en) | Manufacturing method for flash memory device | |
US6602774B1 (en) | Selective salicidation process for electronic devices integrated in a semiconductor substrate | |
US6458659B1 (en) | Method of fabricating non-volatile memory devices integrated in a semiconductor substrate and organized into memory matrices | |
US20010004330A1 (en) | Non-volatile semiconductor memory device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STMICROELECTRONICS S.R.L., ITALY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAURELLI, ALFONSO;REEL/FRAME:012149/0670 Effective date: 20010718 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NUMONYX B.V.;REEL/FRAME:027075/0682 Effective date: 20110930 |
|
AS | Assignment |
Owner name: NUMONYX BV, SWITZERLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS NV;REEL/FRAME:032148/0068 Effective date: 20120425 Owner name: STMICROELECTRONICS NV, SWITZERLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS S.R.L.;REEL/FRAME:032146/0367 Effective date: 20080206 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |