US20020004892A1 - Adjustable i/o timing from externally applied voltage - Google Patents
Adjustable i/o timing from externally applied voltage Download PDFInfo
- Publication number
- US20020004892A1 US20020004892A1 US09/145,720 US14572098A US2002004892A1 US 20020004892 A1 US20020004892 A1 US 20020004892A1 US 14572098 A US14572098 A US 14572098A US 2002004892 A1 US2002004892 A1 US 2002004892A1
- Authority
- US
- United States
- Prior art keywords
- signal
- delay
- memory device
- integrated circuit
- externally provided
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
Definitions
- the present invention relates generally to integrated circuits and in particular the present invention relates to adjusting timing operations of an integrated circuit using an externally applied voltage.
- the memory device receives data for storage, and provides stored data to external devices.
- the memory device is accessed through a bus by an external device, such as a microprocessor, memory controller, or application-specific integrated circuit.
- the bus is used to transfer address, data, and control signals between the memory device and the external circuitry accessing the memory device.
- High-speed memory devices such as static random access memories (SRAM) may operate at speeds greater than the capability of external circuitry accessing the SRAM. For example, during a read operation the SRAM may provide data earlier in time than the external circuitry is ready to receive the output data. As a result, bus contention can be experienced where data read from the SRAM is driven onto the bus while other data still resides on the bus.
- system designers often include idle time between successive data transfer operations. By inserting idle time, the designer effectively reduces system data access speed. Alternately, system designers match speed specifications of various devices included within the system. As such a system designer may not be able to use a readily available inexpensive memory device in a system having other components which are too slow to match the speed of the memory device.
- the present invention describes an integrated circuit comprising an input connection for receiving an externally provided voltage signal, internal circuitry for providing an internal signal, and control circuitry selectively coupled to receive the externally provided voltage signal and select between a plurality of possible delay paths for internally communicating the internal signal.
- an integrated circuit memory device comprises an input connection for receiving an externally provided voltage signal, internal circuitry for providing an internal signal, and a delay circuit for receiving the internal signal as an input signal and providing an output signal at an output node.
- the delay circuit has a plurality of possible delay paths for communicating the input signal to the output node.
- the memory also includes control circuitry selectively coupled to receive the externally provided voltage signal and select one of the plurality of possible delay paths for the internal signal in response to the externally provided voltage signal.
- a method of operating an integrated circuit comprises receiving an externally provided signal, selecting a first internal communication path for a control signal if the externally provided signal is in a first state, and selecting a second internal communication path for a control signal if the externally provided signal is in a second state.
- FIG. 1 is a block diagram of one embodiment of the memory device
- FIG. 2 illustrates delay circuitry provided in the memory device of FIG. 1;
- FIG. 3 is a schematic diagram of one embodiment of a delay stage circuit
- FIG. 4 is a block diagram of a data processing system.
- the memory device can be a static random access memory (SRAM) which can be adjusted to operate at “fast” and “slow” cycle times.
- SRAM static random access memory
- the memory can be, but is not limited to, a DRAM, SDRAM, burst memory, or other memory devices.
- An externally supplied voltage is used to switch the memory device between the different operating speed capabilities. Detailed descriptions of one embodiment of the SRAM, delay circuitry, and a possible delay stage circuit are provided in the following specification.
- FIG. 1 illustrates one embodiment of an SRAM 100 incorporating externally controlled data timing adjustments.
- the memory includes a memory cell array 102 and operates in accordance with a plurality of the internal control signals produced by control circuitry 104 .
- a device external to the memory applies a plurality of command signals to control circuitry, including well-known signals such as write-enable (WE*), output enable (OE*), and chip enable (CE*).
- WE* write-enable
- OE* output enable
- CE* chip enable
- the memory control circuitry also receives a system clock signal, and additional control signals for various memory functions.
- Address signals are applied to the memory device on an address bus 106 .
- the address signals may be a single address, as in the case of an SRASM, or may be time-multiplexed for dynamic random access memory (DRAM) applications.
- the address circuitry 108 decodes the address signal, selects corresponding locations within the memory array, and initiates access to these memory locations.
- the depicted address circuitry includes a variety of functional components particular to the memory device type.
- the address circuitry can include an address burst counter or multiplexer circuitry, together with activation and address select circuitry appropriate to the particular memory device type.
- write circuitry 110 In response to one or more control signals provided by the memory control circuitry, write circuitry 110 writes data to address locations within the memory array.
- write circuitry 110 might include write enable circuitry and write driver circuitry.
- read circuitry 112 retrieves data stored in the address locations within the memory cell array.
- the write circuitry can include a variety of functional circuit components particular to the memory device.
- the read circuitry can include sense amplifier circuitry and I/O gate circuitry.
- Output circuitry 114 is provided to couple data read from the memory cell array to I/O data lines 122 .
- input circuitry 116 is provided to couple data provided on the I/O lines to the write circuitry for storage in an addressed memory array location.
- the data output circuitry receives data retrieved by the read circuitry and provides the data to external devices via the data bus.
- an adjustable control signal delay circuit 120 is included within the memory device.
- the control signal delay circuit receives a control signal 124 and adjusts a time delay of an internal signal 126 coupled through the delay circuit to the output circuitry.
- the timing of data transferred from the read circuitry to the data output circuitry can be adjusted using the delay circuit.
- the control signal delay circuit can be used to adjust timing of a variety of internal control signals, and is not limited to control signals associated with the output circuitry.
- the control signal delay circuit is operated in response to an externally provided voltage coupled to an input connection of the memory device.
- the control signal delay circuit 120 includes a fuse control circuit 200 , fuse circuitry 206 , and adjustable series delay circuit 212 .
- the fuse control circuit 200 receives two externally provided signals, Adjust 202 and Enable 204 .
- the Enable signal is used to place the memory device into an adjustable state, such that operating speeds of the memory device can be controlled in response to the Adjust signal.
- the fuse control circuit in one embodiment, can include a dual input NOR gate coupled to receive both the Adjust and Enable signals. An output of the NOR gate would be coupled to an inverter, which provides the active low output signal 208 . It will be appreciated by those skilled in the art that other circuitry can be provided which allows the externally provided Adjust signal to control an internal signal 208 , and is not limited to the series connected NOR and invertor.
- the fuse adjust circuitry 206 receives the timing adjust signal on input line 208 , and provides in response thereto a plurality of output signals 210 .
- the fuse adjust circuitry preferably comprises a plurality of fuse circuits which are adjusted by the memory device manufacturer to allow the memory device to operate at speeds specified by the end-user. That is, fuse circuitry 206 can be programmed such that a predetermined binary signal is provided on outputs 210 in response to a state of input signal 208 because different system designers require different operating speeds.
- the binary signal is used to selectively adjust the series delay circuit 212 .
- outputs 210 comprise three control lines. These three control lines are decoded to select one or more delay circuits 218 of the series delay circuit 212 .
- the outputs of fuse circuitry 206 are set to predetermined values as defined by programmed and unprogrammed internal fuses. It is anticipated that the predetermined values will control the series delay circuit in a manner to provide the fastest operating speed for the memory.
- the Enable signal is activated (low)
- the output of fuse control circuit 200 is generated in response to a state of the Adjust signal 202 .
- the outputs of fuse circuitry 206 maintains the predetermined values such that the memory operates at its fastest speed.
- the fuse control circuit 200 provides an output signal 208 , in response to the Adjust signal, which changes the outputs 210 of the fuse circuitry to second predetermined values.
- the second predetermined values place the memory device in a “slow” speed operation mode.
- the second predetermined output values 210 control the series delay circuit 212 .
- the number of delay circuits 218 therefore, which are actively coupled between input connection 214 and output connection 216 are controlled by the output values provided on lines 210 .
- the delay circuit 212 is provided in different locations on the integrated circuit where signals need to be delayed proportionally to enable the SRAM to function properly at the slower cycle time determined by the state of the Adjust signal.
- the memory array access time, the output low-z time, and the output switching time known to those skilled in the art, may all require separate signal delay circuits.
- the delay circuit includes select circuitry 222 which decodes signals provided on one or more of the output lines 210 and provides complementary delay control output signals 224 and 226 .
- the select circuitry 222 preferably includes logic circuitry to decode output lines 210 .
- the specific logic circuitry can vary from embodiment to embodiment, and a specific embodiment is not considered key to understanding or implementing the present invention.
- delay circuit 218 If the delay circuit 218 is selected, delay signal 226 is in an active high state such that multiplex circuits 228 and 232 are active. A control signal therefore which is received on input 214 is coupled to output connection 220 via time delay circuit 230 . If the delay circuit 218 is not selected, such that delay signal 226 is low, multiplex circuits 228 and 232 are deactivated. NAND gate 234 and multiplex circuit 238 are provided to couple a signal from input 214 to the output connection 216 without any appreciable delay. Input connection 236 of the NAND gate 234 is coupled to the delay signal 226 of the previous delay circuit 218 of the series 212 . An operation, if a previous delay circuit is selected NAND input 236 is pulled to a high state.
- the output of the NAND gate therefore, follows the inverse of the complement delay signal 224 . If the present delay circuit is not selected, the output of the NAN-D gate will be low to activate multiplex circuit 238 .
- the input signal 214 is therefore coupled to the output connection 216 without passing through delay circuit 230 . It will be appreciated by those skilled in the art by referring to FIG. 2, that an input signal received on input 214 can pass-through several delay circuits 218 before being coupled to output connection 216 . If less than all of the series connected delay circuits 218 are used to delay the control signal, one delay circuit 218 is used to couple the delayed control signal 220 to connection 216 through multiplex circuit 238 .
- the above described series coupled delay circuit 212 , and individual delay circuits 218 are just two embodiments which can be implemented using the present invention. Modifications can be made without departing from the present invention.
- An integrated circuit such as a memory device, can be provided which includes internal circuitry for selecting a delay path of an internal control signal in response to at least one externally provided voltage signal. While the internal control signal is not limited to a specific type of signal, it is preferred that the signal be related to data output operations. Further, while the memory device described above receives a single Adjust signal 202 to select between one of two control signal delay paths, multiple Adjust signals can be provided to select between a plurality of operating speeds.
- FIG. 4 illustrates a data processing system depicting a computer system 200 which includes a memory device 202 constructed in accordance with the present invention.
- the memory device 202 could be of configuration similar to the memory device 100 and equivalents described above.
- the memory device can operate as a cache memory, as known to those skilled in the art.
- the computer system 200 includes computer circuitry 204 for performing such functions as executing software to accomplish desired calculations and tasks.
- the computer circuitry 204 includes at least one processor and is coupled to the memory device 202 , as shown.
- a data input device 206 is coupled to the computer circuitry 204 to allow an operator to manually input data thereto. Examples of data input devices include a keyboard and a pointing device.
- a data output device 208 is coupled to the computer circuitry to provide data generated by the computer circuitry to the operator. Examples of data output devices include a printer and a video display unit.
- a data storage device 210 is coupled to the computer circuitry to store data and/or retrieve data from external storage media. Examples of storage devices and associated storage media include drives that accept hard and floppy disks, magnetic tape recorders, and compact-disc read-only memory (CD-ROM) drives.
- An integrated circuit including but not limited to a memory device, has been described which receives an externally provided voltage signal and selectively adjusts the timing of internal control signals.
- a single external signal was described for selecting between two possible delay paths.
- the specific delay paths were predetermined and adjusted using fuse-type circuitry.
- This fuse circuitry can be programmed by the manufacturer prior to implementation by a user.
- the delay path adjustment feature was described as being particularly applicable to adjusting output signal timing to allow the integrated circuit to be operated in an environment which requires slower communications speeds. The same integrated circuit, therefore, can also be implemented in an environment which allows for faster communications speeds.
Abstract
Description
- The present invention relates generally to integrated circuits and in particular the present invention relates to adjusting timing operations of an integrated circuit using an externally applied voltage.
- Semiconductor memory devices are used in a wide variety of applications. The memory device receives data for storage, and provides stored data to external devices. Typically, the memory device is accessed through a bus by an external device, such as a microprocessor, memory controller, or application-specific integrated circuit. The bus is used to transfer address, data, and control signals between the memory device and the external circuitry accessing the memory device.
- High-speed memory devices, such as static random access memories (SRAM) may operate at speeds greater than the capability of external circuitry accessing the SRAM. For example, during a read operation the SRAM may provide data earlier in time than the external circuitry is ready to receive the output data. As a result, bus contention can be experienced where data read from the SRAM is driven onto the bus while other data still resides on the bus. To avoid the undesirable consequences of two or more devices driving relatively high currents on a common bus connection for some conflicting period of time, system designers often include idle time between successive data transfer operations. By inserting idle time, the designer effectively reduces system data access speed. Alternately, system designers match speed specifications of various devices included within the system. As such a system designer may not be able to use a readily available inexpensive memory device in a system having other components which are too slow to match the speed of the memory device.
- For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a memory device which can operate at high speeds, or can be adjusted to reduce its speed such that it can be used in a system which is not adapted to take advantage of the memory device's high speed capabilities.
- The above mentioned problems with integrated circuit memory devices and other problems are addressed by the present invention and will be understood by reading and studying the following specification. An integrated circuit is described which adjusts internal timing in response to an external signal.
- In particular, the present invention describes an integrated circuit comprising an input connection for receiving an externally provided voltage signal, internal circuitry for providing an internal signal, and control circuitry selectively coupled to receive the externally provided voltage signal and select between a plurality of possible delay paths for internally communicating the internal signal.
- In another embodiment, an integrated circuit memory device comprises an input connection for receiving an externally provided voltage signal, internal circuitry for providing an internal signal, and a delay circuit for receiving the internal signal as an input signal and providing an output signal at an output node. The delay circuit has a plurality of possible delay paths for communicating the input signal to the output node. The memory also includes control circuitry selectively coupled to receive the externally provided voltage signal and select one of the plurality of possible delay paths for the internal signal in response to the externally provided voltage signal.
- In yet another embodiment, a method of operating an integrated circuit is described. The method comprises receiving an externally provided signal, selecting a first internal communication path for a control signal if the externally provided signal is in a first state, and selecting a second internal communication path for a control signal if the externally provided signal is in a second state.
- FIG. 1 is a block diagram of one embodiment of the memory device;
- FIG. 2 illustrates delay circuitry provided in the memory device of FIG. 1;
- FIG. 3 is a schematic diagram of one embodiment of a delay stage circuit; and
- FIG. 4 is a block diagram of a data processing system.
- In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.
- An integrated circuit memory which can be operated at different speeds is described herein. The memory device can be a static random access memory (SRAM) which can be adjusted to operate at “fast” and “slow” cycle times. The memory can be, but is not limited to, a DRAM, SDRAM, burst memory, or other memory devices. An externally supplied voltage is used to switch the memory device between the different operating speed capabilities. Detailed descriptions of one embodiment of the SRAM, delay circuitry, and a possible delay stage circuit are provided in the following specification.
- FIG. 1 illustrates one embodiment of an
SRAM 100 incorporating externally controlled data timing adjustments. The memory includes amemory cell array 102 and operates in accordance with a plurality of the internal control signals produced bycontrol circuitry 104. A device external to the memory applies a plurality of command signals to control circuitry, including well-known signals such as write-enable (WE*), output enable (OE*), and chip enable (CE*). The memory control circuitry also receives a system clock signal, and additional control signals for various memory functions. - Address signals are applied to the memory device on an
address bus 106. The address signals may be a single address, as in the case of an SRASM, or may be time-multiplexed for dynamic random access memory (DRAM) applications. In response to one or more control signals provided by the memory control circuitry, theaddress circuitry 108 decodes the address signal, selects corresponding locations within the memory array, and initiates access to these memory locations. As is known to those skilled in the art, the depicted address circuitry includes a variety of functional components particular to the memory device type. For example, the address circuitry can include an address burst counter or multiplexer circuitry, together with activation and address select circuitry appropriate to the particular memory device type. - In response to one or more control signals provided by the memory control circuitry, write
circuitry 110 writes data to address locations within the memory array. Those skilled in the art recognize that the depicted write circuitry can include a variety of functional components particular to the memory device type implemented. For example, writecircuitry 110 might include write enable circuitry and write driver circuitry. In response to one or more control signals provided by the memory control circuitry, readcircuitry 112 retrieves data stored in the address locations within the memory cell array. Again, the write circuitry can include a variety of functional circuit components particular to the memory device. For example, the read circuitry can include sense amplifier circuitry and I/O gate circuitry. -
Output circuitry 114 is provided to couple data read from the memory cell array to I/O data lines 122. Likewiseinput circuitry 116 is provided to couple data provided on the I/O lines to the write circuitry for storage in an addressed memory array location. The data output circuitry receives data retrieved by the read circuitry and provides the data to external devices via the data bus. - In accordance with one embodiment of the present invention, an adjustable control
signal delay circuit 120 is included within the memory device. The control signal delay circuit receives a control signal 124 and adjusts a time delay of aninternal signal 126 coupled through the delay circuit to the output circuitry. Thus, the timing of data transferred from the read circuitry to the data output circuitry can be adjusted using the delay circuit. In another embodiment, the control signal delay circuit can be used to adjust timing of a variety of internal control signals, and is not limited to control signals associated with the output circuitry. The control signal delay circuit is operated in response to an externally provided voltage coupled to an input connection of the memory device. - Referring to FIG. 2, one embodiment of the control
signal delay circuit 120 is described in greater detail. The control signal delay circuit includes afuse control circuit 200,fuse circuitry 206, and adjustableseries delay circuit 212. Thefuse control circuit 200 receives two externally provided signals, Adjust 202 and Enable 204. The Enable signal is used to place the memory device into an adjustable state, such that operating speeds of the memory device can be controlled in response to the Adjust signal. The fuse control circuit, in one embodiment, can include a dual input NOR gate coupled to receive both the Adjust and Enable signals. An output of the NOR gate would be coupled to an inverter, which provides the activelow output signal 208. It will be appreciated by those skilled in the art that other circuitry can be provided which allows the externally provided Adjust signal to control aninternal signal 208, and is not limited to the series connected NOR and invertor. - The fuse adjust
circuitry 206 receives the timing adjust signal oninput line 208, and provides in response thereto a plurality of output signals 210. The fuse adjust circuitry preferably comprises a plurality of fuse circuits which are adjusted by the memory device manufacturer to allow the memory device to operate at speeds specified by the end-user. That is,fuse circuitry 206 can be programmed such that a predetermined binary signal is provided onoutputs 210 in response to a state ofinput signal 208 because different system designers require different operating speeds. The binary signal is used to selectively adjust theseries delay circuit 212. In a preferred embodiment, outputs 210 comprise three control lines. These three control lines are decoded to select one ormore delay circuits 218 of theseries delay circuit 212. - If the Enable signal is deactivated (high), the outputs of
fuse circuitry 206 are set to predetermined values as defined by programmed and unprogrammed internal fuses. It is anticipated that the predetermined values will control the series delay circuit in a manner to provide the fastest operating speed for the memory. When the Enable signal is activated (low), the output offuse control circuit 200 is generated in response to a state of the Adjustsignal 202. In one mode, the outputs offuse circuitry 206 maintains the predetermined values such that the memory operates at its fastest speed. In a second mode, thefuse control circuit 200 provides anoutput signal 208, in response to the Adjust signal, which changes theoutputs 210 of the fuse circuitry to second predetermined values. In a preferred embodiment, the second predetermined values place the memory device in a “slow” speed operation mode. Again, the secondpredetermined output values 210 control theseries delay circuit 212. The number ofdelay circuits 218, therefore, which are actively coupled betweeninput connection 214 andoutput connection 216 are controlled by the output values provided onlines 210. It will be appreciated that thedelay circuit 212 is provided in different locations on the integrated circuit where signals need to be delayed proportionally to enable the SRAM to function properly at the slower cycle time determined by the state of the Adjust signal. For example, the memory array access time, the output low-z time, and the output switching time, known to those skilled in the art, may all require separate signal delay circuits. - Referring to FIG. 3, a more detailed description of one embodiment of
delay circuit 218 is provided. The delay circuit includesselect circuitry 222 which decodes signals provided on one or more of theoutput lines 210 and provides complementary delaycontrol output signals 224 and 226. Theselect circuitry 222 preferably includes logic circuitry to decodeoutput lines 210. The specific logic circuitry can vary from embodiment to embodiment, and a specific embodiment is not considered key to understanding or implementing the present invention. - If the
delay circuit 218 is selected,delay signal 226 is in an active high state such thatmultiplex circuits input 214 is coupled tooutput connection 220 viatime delay circuit 230. If thedelay circuit 218 is not selected, such thatdelay signal 226 is low,multiplex circuits NAND gate 234 andmultiplex circuit 238 are provided to couple a signal frominput 214 to theoutput connection 216 without any appreciable delay.Input connection 236 of theNAND gate 234 is coupled to thedelay signal 226 of theprevious delay circuit 218 of theseries 212. An operation, if a previous delay circuit is selectedNAND input 236 is pulled to a high state. The output of the NAND gate, therefore, follows the inverse of the complement delay signal 224. If the present delay circuit is not selected, the output of the NAN-D gate will be low to activatemultiplex circuit 238. Theinput signal 214 is therefore coupled to theoutput connection 216 without passing throughdelay circuit 230. It will be appreciated by those skilled in the art by referring to FIG. 2, that an input signal received oninput 214 can pass-throughseveral delay circuits 218 before being coupled tooutput connection 216. If less than all of the series connecteddelay circuits 218 are used to delay the control signal, onedelay circuit 218 is used to couple the delayedcontrol signal 220 toconnection 216 throughmultiplex circuit 238. - The above described series coupled
delay circuit 212, andindividual delay circuits 218 are just two embodiments which can be implemented using the present invention. Modifications can be made without departing from the present invention. An integrated circuit, such as a memory device, can be provided which includes internal circuitry for selecting a delay path of an internal control signal in response to at least one externally provided voltage signal. While the internal control signal is not limited to a specific type of signal, it is preferred that the signal be related to data output operations. Further, while the memory device described above receives a single Adjustsignal 202 to select between one of two control signal delay paths, multiple Adjust signals can be provided to select between a plurality of operating speeds. - FIG. 4 illustrates a data processing system depicting a
computer system 200 which includes amemory device 202 constructed in accordance with the present invention. For example, thememory device 202 could be of configuration similar to thememory device 100 and equivalents described above. The memory device can operate as a cache memory, as known to those skilled in the art. Thecomputer system 200 includescomputer circuitry 204 for performing such functions as executing software to accomplish desired calculations and tasks. Thecomputer circuitry 204 includes at least one processor and is coupled to thememory device 202, as shown. Adata input device 206 is coupled to thecomputer circuitry 204 to allow an operator to manually input data thereto. Examples of data input devices include a keyboard and a pointing device. Adata output device 208 is coupled to the computer circuitry to provide data generated by the computer circuitry to the operator. Examples of data output devices include a printer and a video display unit. Adata storage device 210 is coupled to the computer circuitry to store data and/or retrieve data from external storage media. Examples of storage devices and associated storage media include drives that accept hard and floppy disks, magnetic tape recorders, and compact-disc read-only memory (CD-ROM) drives. - An integrated circuit, including but not limited to a memory device, has been described which receives an externally provided voltage signal and selectively adjusts the timing of internal control signals. A single external signal was described for selecting between two possible delay paths. The specific delay paths were predetermined and adjusted using fuse-type circuitry. This fuse circuitry can be programmed by the manufacturer prior to implementation by a user. The delay path adjustment feature was described as being particularly applicable to adjusting output signal timing to allow the integrated circuit to be operated in an environment which requires slower communications speeds. The same integrated circuit, therefore, can also be implemented in an environment which allows for faster communications speeds.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.
Claims (22)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/145,720 US6438043B2 (en) | 1998-09-02 | 1998-09-02 | Adjustable I/O timing from externally applied voltage |
US10/196,314 US20020178322A1 (en) | 1998-09-02 | 2002-07-16 | Adjustable I/O timing from externally applied voltage |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/145,720 US6438043B2 (en) | 1998-09-02 | 1998-09-02 | Adjustable I/O timing from externally applied voltage |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/196,314 Continuation US20020178322A1 (en) | 1998-09-02 | 2002-07-16 | Adjustable I/O timing from externally applied voltage |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020004892A1 true US20020004892A1 (en) | 2002-01-10 |
US6438043B2 US6438043B2 (en) | 2002-08-20 |
Family
ID=22514255
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/145,720 Expired - Lifetime US6438043B2 (en) | 1998-09-02 | 1998-09-02 | Adjustable I/O timing from externally applied voltage |
US10/196,314 Abandoned US20020178322A1 (en) | 1998-09-02 | 2002-07-16 | Adjustable I/O timing from externally applied voltage |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/196,314 Abandoned US20020178322A1 (en) | 1998-09-02 | 2002-07-16 | Adjustable I/O timing from externally applied voltage |
Country Status (1)
Country | Link |
---|---|
US (2) | US6438043B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6965255B2 (en) | 2002-11-12 | 2005-11-15 | Micron Technology, Inc. | Method and apparatus for amplifying a regulated differential signal to a higher voltage |
US7120736B2 (en) | 2003-05-22 | 2006-10-10 | Hitachi, Ltd. | Storage unit and circuit for shaping communication signal |
US20090284296A1 (en) * | 2003-10-10 | 2009-11-19 | Atmel Corporation | Selectable delay pulse generator |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6173432B1 (en) | 1997-06-20 | 2001-01-09 | Micron Technology, Inc. | Method and apparatus for generating a sequence of clock signals |
US6349399B1 (en) | 1998-09-03 | 2002-02-19 | Micron Technology, Inc. | Method and apparatus for generating expect data from a captured bit pattern, and memory device using same |
US6470060B1 (en) | 1999-03-01 | 2002-10-22 | Micron Technology, Inc. | Method and apparatus for generating a phase dependent control signal |
US6909659B2 (en) | 2001-08-30 | 2005-06-21 | Micron Technology, Inc. | Zero power chip standby mode |
US7168027B2 (en) | 2003-06-12 | 2007-01-23 | Micron Technology, Inc. | Dynamic synchronization of data capture on an optical or other high speed communications link |
US6940768B2 (en) | 2003-11-04 | 2005-09-06 | Agere Systems Inc. | Programmable data strobe offset with DLL for double data rate (DDR) RAM memory |
EP1735794B1 (en) * | 2004-03-31 | 2011-04-27 | Micron Technology, Inc. | Reconstruction of signal timing in integrated circuits |
DE102004015868A1 (en) * | 2004-03-31 | 2005-10-27 | Micron Technology, Inc. | Reconstruction of signal timing in integrated circuits |
KR100587072B1 (en) * | 2004-04-19 | 2006-06-08 | 주식회사 하이닉스반도체 | A device for controlling the operation of an internal voltage generator |
US7596039B2 (en) * | 2007-02-14 | 2009-09-29 | Micron Technology, Inc. | Input-output line sense amplifier having adjustable output drive capability |
KR100893577B1 (en) * | 2007-06-26 | 2009-04-17 | 주식회사 하이닉스반도체 | Semiconductor Memory Device |
KR20090063811A (en) * | 2007-12-14 | 2009-06-18 | 주식회사 하이닉스반도체 | Circuit of generating clocks and data output device |
US8817557B2 (en) * | 2012-06-12 | 2014-08-26 | SK Hynix Inc. | Semiconductor memory device and an operation method thereof |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3937936A (en) * | 1975-04-14 | 1976-02-10 | The United States Of America As Represented By The Secretary Of The Air Force | Equipment self-repair by adaptive multifunction modules |
US4748595A (en) * | 1985-09-04 | 1988-05-31 | Siemens Aktiengesellschaft | Circuit arrangement comprising a matrix-shaped memory arrangement for variably adjustable delay of digital signals |
US5237224A (en) * | 1990-10-11 | 1993-08-17 | International Business Machines Corporation | Variable self-correcting digital delay circuit |
US5243227A (en) * | 1991-11-01 | 1993-09-07 | Hewlett-Packard Company | Fine/coarse wired-or tapped delay line |
US5459422A (en) * | 1993-06-02 | 1995-10-17 | Advanced Micro Devices, Inc. | Edge selective delay circuit |
US5812148A (en) * | 1993-11-11 | 1998-09-22 | Oki Electric Industry Co., Ltd. | Serial access memory |
KR950014086B1 (en) * | 1993-11-11 | 1995-11-21 | 현대전자산업주식회사 | Data output device of semiconductor memory element |
US5579326A (en) * | 1994-01-31 | 1996-11-26 | Sgs-Thomson Microelectronics, Inc. | Method and apparatus for programming signal timing |
KR960013858B1 (en) * | 1994-02-03 | 1996-10-10 | 현대전자산업 주식회사 | Data output buffer control circuit |
US5479128A (en) * | 1994-03-16 | 1995-12-26 | Industrial Technology Research Institute | Single ram multiple-delay variable delay circuit |
JPH08123717A (en) * | 1994-10-25 | 1996-05-17 | Oki Electric Ind Co Ltd | Semiconductor storage device |
US5493241A (en) * | 1994-11-16 | 1996-02-20 | Cypress Semiconductor, Inc. | Memory having a decoder with improved address hold time |
KR0138208B1 (en) * | 1994-12-08 | 1998-04-28 | 문정환 | Semiconductor memory device |
US5557579A (en) * | 1995-06-26 | 1996-09-17 | Micron Technology, Inc. | Power-up circuit responsive to supply voltage transients with signal delay |
US5655105A (en) * | 1995-06-30 | 1997-08-05 | Micron Technology, Inc. | Method and apparatus for multiple latency synchronous pipelined dynamic random access memory |
US5627784A (en) | 1995-07-28 | 1997-05-06 | Micron Quantum Devices, Inc. | Memory system having non-volatile data storage structure for memory control parameters and method |
US5801985A (en) | 1995-07-28 | 1998-09-01 | Micron Technology, Inc. | Memory system having programmable control parameters |
US5757718A (en) * | 1996-02-28 | 1998-05-26 | Nec Corporation | Semiconductor memory device having address transition detection circuit for controlling sense and latch operations |
US5777501A (en) * | 1996-04-29 | 1998-07-07 | Mosaid Technologies Incorporated | Digital delay line for a reduced jitter digital delay lock loop |
US5684809A (en) | 1996-05-02 | 1997-11-04 | Micron Technology, Inc. | Semiconductor memory with test circuit |
US5757713A (en) | 1996-09-18 | 1998-05-26 | Micron Technology, Inc. | Adjustable write voltage circuit for SRAMS |
US5892720A (en) | 1997-02-12 | 1999-04-06 | Micron Technology, Inc. | Semiconductor memory with test circuit |
US5852379A (en) * | 1997-05-09 | 1998-12-22 | Integrated Silicon Solution Inc. | Fuse tunable, RC-generated pulse generator |
US5930182A (en) * | 1997-08-22 | 1999-07-27 | Micron Technology, Inc. | Adjustable delay circuit for setting the speed grade of a semiconductor device |
US6052011A (en) * | 1997-11-10 | 2000-04-18 | Tritech Microelectronics, Ltd. | Fractional period delay circuit |
US5889726A (en) * | 1997-11-17 | 1999-03-30 | Micron Electronics, Inc. | Apparatus for providing additional latency for synchronously accessed memory |
US6150863A (en) * | 1998-04-01 | 2000-11-21 | Xilinx, Inc. | User-controlled delay circuit for a programmable logic device |
US6061296A (en) * | 1998-08-17 | 2000-05-09 | Vanguard International Semiconductor Corporation | Multiple data clock activation with programmable delay for use in multiple CAS latency memory devices |
US6111796A (en) * | 1999-03-01 | 2000-08-29 | Motorola, Inc. | Programmable delay control for sense amplifiers in a memory |
US5978286A (en) * | 1999-03-01 | 1999-11-02 | Motorola, Inc. | Timing control of amplifiers in a memory |
US6177807B1 (en) * | 1999-05-28 | 2001-01-23 | International Business Machines Corporation | High frequency valid data strobe |
-
1998
- 1998-09-02 US US09/145,720 patent/US6438043B2/en not_active Expired - Lifetime
-
2002
- 2002-07-16 US US10/196,314 patent/US20020178322A1/en not_active Abandoned
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6965255B2 (en) | 2002-11-12 | 2005-11-15 | Micron Technology, Inc. | Method and apparatus for amplifying a regulated differential signal to a higher voltage |
US7120736B2 (en) | 2003-05-22 | 2006-10-10 | Hitachi, Ltd. | Storage unit and circuit for shaping communication signal |
US20090284296A1 (en) * | 2003-10-10 | 2009-11-19 | Atmel Corporation | Selectable delay pulse generator |
US8193846B2 (en) | 2003-10-10 | 2012-06-05 | Atmel Corporation | Selectable delay pulse generator |
Also Published As
Publication number | Publication date |
---|---|
US6438043B2 (en) | 2002-08-20 |
US20020178322A1 (en) | 2002-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6438043B2 (en) | Adjustable I/O timing from externally applied voltage | |
US6111812A (en) | Method and apparatus for adjusting control signal timing in a memory device | |
US5966724A (en) | Synchronous memory device with dual page and burst mode operations | |
US6298426B1 (en) | Controller configurable for use with multiple memory organizations | |
US5963504A (en) | Address transition detection in a synchronous design | |
US6496440B2 (en) | Method and system for accessing rows in multiple memory banks within an integrated circuit | |
US5999481A (en) | Method and apparatus for controlling the operation of an integrated circuit responsive to out-of-synchronism control signals | |
US5978284A (en) | Synchronous memory with programmable read latency | |
US20010054135A1 (en) | Memory control technique | |
US20020196668A1 (en) | Distributed write data drivers for burst access memories | |
US6075393A (en) | Clock synchronous semiconductor device system and semiconductor devices used with the same | |
US6272064B1 (en) | Memory with combined synchronous burst and bus efficient functionality | |
US6020761A (en) | Input buffers and controlling methods for integrated circuit memory devices that operate with low voltage transistor-transistor logic (LVTTL) and with stub series terminated transceiver logic (SSTL) | |
US7246250B2 (en) | Memory device controls delay time of data input buffer in response to delay control information based on a position of a memory device received from memory controller | |
US6320816B2 (en) | Column select latch for SDRAM | |
US6166970A (en) | Priority determining apparatus using the least significant bit and CAS latency signal in DDR SDRAM device | |
US6026041A (en) | Semiconductor memory device | |
US6005825A (en) | Synchronous semiconductor memory device having wave pipelining control structure and method for outputting data using the same | |
US6967893B2 (en) | Integrated synchronous memory and memory configuration having a memory module with at least one synchronous memory | |
US5579268A (en) | Semiconductor memory device capable of driving word lines at high speed | |
US6731549B2 (en) | Semiconductor memory device | |
KR0119886B1 (en) | Mode set circuit and its method | |
KR960011208B1 (en) | Semiconductor memory device | |
JP3930198B2 (en) | Semiconductor integrated circuit | |
CN116662227A (en) | Memory system related to clock synchronization |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GANS, DEAN;STAVE, ERIC J.;PAWLOWSKI, JOSEPH THOMAS;REEL/FRAME:009446/0613 Effective date: 19980825 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |