US20020003246A1

US20020003246A1 - Semiconductor memory device and method of producing the same

Info

Publication number: US20020003246A1
Application number: US09/110,252
Authority: US
Inventors: Hideki Takeuchi; Hirohiko Izumi
Original assignee: Individual
Current assignee: United Microelectronics Corp
Priority date: 1997-07-08
Filing date: 1998-07-06
Publication date: 2002-01-10
Anticipated expiration: 2018-07-06
Also published as: US20020106854A1; US7064029B2; US20050145917A1; US6838333B2; US6392264B2

Abstract

A semiconductor memory device has access transistors with a gate and a pair of impurity diffusion layers formed on a semiconductor substrate and memory capacitors with a storage node electrode and a cell plate electrode. The electrodes are connected to each other via a capacitive insulating layer made of a ferroelectric material. The storage node electrode has a surface covered with the capacitive insulating layer and is formed in a shape of column on one of the pair of impurity diffusion layers in a hole formed from an inter-layer insulating film covering the access transistor to the one of the pair of impurity diffusion layers. A upper surface of the column does not exceed the inter-layer insulating film. The storage node electrode formed in the hole face the cell plate electrode via the inter-layer insulating film.

Description

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor memory device and a method of producing the semiconductor memory device. Particularly, this invention relates to a semiconductor memory device with memory capacitors, such as, a dynamic random-access memory (DRAM) and its production method.

Miniaturization and high integration of semiconductors have been developed. With such development, DRAMs, as one of semiconductor memory devices, are provided with stacked memory capacitors. The memory capacitors consist of a storage node electrode and a cell plate electrode arranged as facing each other via a dielectric film for achieving large practical memory cell capacitance. In other words, the memory cell capacitance is decided according to an area where the storage node and cell plate electrodes face each other. Japanese Laid-Cpen Patent No. 1997(9)-17968, for example, discloses a technique for achieving a large storage node electrode surface area of a memory capacitor. It is disclosed that: a storage node electrode is formed so that it expands over a storage node contact hole with a dielectric film formed on the surface of the storage node electrode to cover thereof inside and outside the storage node contact hole; and a cell plate electrode is formed over the storage node electrode also to cover thereof inside and outside the storage node contact hole. This technique achieves a large memory capacitance by increasing an area where the storage node and cell plate electrodes face each other even in the storage node contact hole.

Stacked memory capacitors have, however, had an area which has been reduced with development of miniaturization and integration, whereas a demand for high capacitive storage capability has not been changed. Storage node electrodes must be formed thick enough to have an effective large area where storage node and cell plate electrodes face each other to meet the requirement of high capacitive storage capability under the trend of miniaturization and integration. Thick storage electrodes, however, produce tall memory capacitors that cause big steps between memory cells and peripheral circuitry. These steps generate inadequate photolithography in later process. In this respect, Japanese Laid-Open Patent No. 1997 (9)-17968 discloses a storage node electrode formed so that it expands over a storage node contact hole as discussed above and since that is essential this Laid-Open patent cannot avoid the problem of steps formed between memory cells and peripheral circuitry as discussed above. Hence, the technique taught by this Laid-Open patent cannot meet the requirement of miniaturization and integration in future semiconductor devices.

SUMMARY OF THE INVENTION

A purpose of the present invention is to provide a semiconductor memory device, and a method of producing such device with a small and low capacitors, however, with large capacitance to avoid a problem of step formation as discussed above.

The present invention provides a semiconductor memory device comprising: at least an access transistor having a gate and a pair of impurity diffusion layers formed on a semiconductor substrate; and at least a memory capacitor having a storage node electrode and a cell plate electrode, the electrodes being connected to each other via a capacitive insulating layer made of a ferroelectric material, the storage node electrode having a surface covered with the capacitive insulating layer, the storage node electrode being formed in a shape of column on one of the pair of impurity diffusion layers in a hole formed from an inter-layer insulating film covering the access transistor to the one of the pair of impurity diffusion layers, a upper surface of the column not exceeding the inter-layer insulating film, the storage node electrode formed in the hole facing the cell plate electrode via the inter-layer insulating film.

Further, the present invention provides a semiconductor memory device conprising: a semiconductor area formed on a semiconductor substrate; an inter-layer insulating layer deposited on the semiconductor area, the inter-layer insulating layer having a hole thorough which a portion of a surface of the semiconductor area is exposed; a first conductive layer formed in a shape of column in the hole, a upper surface of the column not exceeding the interlayer insulating film; a capacitive insulating film made of a ferroelectric material, the capacitive insulating film covering the first conductive film in the hole; and a second conductive film being elongated on the inter-layer insulating film, a space between the capacitive insulating layer and a side face of the hole being filled with the second conductive film to cover the first conductive film via the capacitive insulating film in the hole, thus having capacitive coupling with the first conductive film.

Further, the present invention provides a method of producing a semiconductor memory device provided with at least an access transistor having a gate and a pair of impurity diffusion layers, and at least a memory capacitor having a storage node electrode and a cell plate electrode, the electrodes being connected to each other by capacitive coupling via a dielectric film, the method comprising the steps of: forming a first insulating film that covers the access transistor; forming a hole by patterning the first insulating film to expose a portion of a surface of one of the pair of the impurity diffusion layers through the hole; forming a second insulating layer that covers an inner side wall of the hole; forming a first conductive film on the first insulating film so that the hole is filled with the first conductive film via the second insulating film; having the first conductive film remained in the hole by removing the first conductive film on the first insulating film so that the second insulating film is exposed; forming the storage node electrode by removing the second insulating film to form a space between the first conductive film and the inner wall of the hole and having the first conductive film remained so that the storage node electrode is formed in a shape of column on the one of the pair of the impurity diffusion layers in the hole and a upper surface of the column does not exceed the first insulating film; forming the dielectric film made of a ferroelectric material to cover a surface of the storage node electrode; forming a second conductive film on the first insulating film so that the space in the hole is filled with the second conductive film; and forming a cell plate electrode on the first insulating film sc that the cell plate electrode covers the storage node electrode via the dielectric film by processing the second conductive film.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a preferred embodiment of a schematic DRAM circuit according to the present invention; [0008]
FIG. 2 is a schematic sectional view explaining a step of a preferred embodiment of producing process of the DRM shown in FIG. 1 according to the present invention; [0009]
FIG. 3 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0010]
FIG. 4 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0011]
FIG. 5 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0012]
FIG. 6 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0013]
FIG. 7 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0014]
FIG. 8 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0015]
FIG. 9 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0016]
FIG. 10 is a schematic sectional view explaining a step of the embodiment of producing process of the DRAM shown in FIG. 1; [0017]
FIG. 11 is a schematic sectional view explaining a step of a modification of the embodiment of producing process of the DRAM shown in FIG. 1 according to the present invention; [0018]
FIG. 12 is a schematic sectional view explaining a step of the modification of producing process of the DRAM shown in FIG. 1; and FIG. 13 is a schematic sectional view explaining a step of the modification of producing process of the DRAM shown in FIG. 1.[0019]

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Preferred embodiments of the semiconductor memory device and a method of producing the device will be described with reference to the attached drawings. [0020]
FIG. 1 shows a DRAM of capacitor over bitline (COB) configuration with [0021] access transistors 100 and memory capacitors 200. Each memory capacitor 200 is formed on a upper layer of a bit line 400 that crosses a word line 300.
A method of producing the DRAM shown in FIG. 1 will be described with reference to FIGS. [0022] 2 to 13.
First, as shown in FIG. 2, [0023] field oxide films 3 are formed on a semiconductor substrate 1 of, for example, P-type silicon by local oxidation (LOCOS) to position device forming areas 2 in a device separating structure. In stead of the device separating structure with the field oxide films 3, a field shield device separating structure can be employed in which a conductive film embedded in an insulating film makes a portion of the semiconductor substrate 1 just below the conductive film at a specific potential. Or, shallow trench device separating structure may be employed in which insulators are embedded in trenches formed on the semiconductor substrate 1.
Next, a silicon oxide film is formed on a portion of the [0024] semiconductor substrate 1 in each of the device forming areas 2 which have been separated from each other by the field oxide films 3 and positioned relatively by applying thermal oxidation to that portion of the semiconductor substrate 1. On the silicon oxide film, a polycrystalline silicon film with impurities doped by chemical vapor deposition (CVD) and a silicon oxide film are stacked in order.
The silicon oxide film, and the stacked polycrystalline silicon film and silicon oxide film are then patterned by photolithography and the succeeding dry etching to have the three films remained in each device forming area [0025] 2 in a shape of electrode to form gate oxide films 4, gate electrodes 5 and cap insulating films 10.
Or, it is also preferable that a tungstic silicide film and a silicon oxide film are stacked in order on the polycrystalline silicon film, and. the silicon oxide film, polycrystalline silicon film, tungstic siliside and silicon oxide film are patterned by photolithography and the succeeding dry etching to form polycide gate electrodes. [0026]
Photoresist used for the patterning is removed by baking and then a silicon oxide film is deposited by CVD over the cap [0027] insulating film 10 on the semiconductor substrate 1. The silicon oxide film is then etched by anisotropic etching at its entire surface to have the silicon oxide film remained only on the sides of each gate oxide film 4, gate electrode 5 and the cap insulating film 10 to form side walls 6.
Impurities are doped into the [0028] semiconductor substrate 1 via both sides of each gate electrode 5 with side wall 6 and cap insulating film 10 as a mask by ion implantation to form a pair of impurity diffusion layers 7 that will become a source and a drain. The ion implantation is conducted with the dopant dose in the range of 10¹⁴/Cm²to 10¹⁵/cm²by the acceleration energy at a voltage in the range of 30 keV to 150 keV. Through these steps, each access transistor 100 shown in FIG. 1 is completed with the gate electrode 5 and the pair of impurity diffusion layers 7.
Next, as shown in FIG. 3, an inter-layer [0029] insulating film 8 is formed by CVD to deposit borophosphosilicate (BPSG), etc., over the semiconductor substrate 1 with the field oxide film 3. The bit line 400 shown in FIG. 1 is patterned on the inter-layer insulating film 8 so that the bit line 400 is connected to one (a drain) of the impurity diffusion layers 7. On the inter-layer insulating film 8 and the bit line 400, another 500 nm-thick inter-layer insulating film 11 made of silicon oxide film is formed by CVD. The inter-layer insulating films 8 and 11 are then patterned by photolithography and the succeeding dry etching to form storage contacts 12 that make a portion of the surface of the other (a source) impurity diffusion layer 7 of each access transistor 100 be exposed. The storage contacts 12 are formed with depth in the range of about 0. 5 μm to 1.0 μm.
Next, as shown in FIG. 4, a about 10 nm-thick [0030] silicon nitride film 13 and a silicon oxide film 14 with thickness in the range of about 20 nm to 50 nm are formed in order by CVD over the inter-layer insulating film 11 and the inner wall of each storage contact 12.
Following to this, as shown in FIG. 5, the [0031] silicon oxide film 14 and the silicon nitride film 13 are etched by anisotropic dry etching until the surface of the inter-layer insulating film 8 is exposed except the storage contacts 12 to expose again a portion of the impurity diffusion layer 7 as the source and to have the silicon nitride film 13 and the silicon oxide film 14 remained only at the side walls of the storage contacts 12 to form side walls 15. As disclosed later, since the side walls 15 will be removed, a BPSG film may be formed instead of the silicon oxide film 14 in consideration of a wet etching rate to form side walls made of the BPSG film through the same steps.
Next, as shown in FIG. 6, by spattering or CVD, a two-[0032] layer film 21 of titanium nitride and titan (TiN/Ti) of thickness in the range of about 50 nm to 100 nm is formed over the semiconductor substrate 1 including the side walls 15 in the storage contacts 12. In FIG. 6, the two-layer film 21 is depicted as one layer for brevity. A tungstic film 16 with thickness of about 500 nm is then formed by CVD to be embedded in the storage contacts 12 via two-layer film 21. Instead of the tungstic film 16 as a high melting point metal, a conductive film may be formed of polycrystalline silicon. Further, instead of the two-layer film 21 of TiN/Ti, a conductive film may be formed of platinum as a high melting point metal, or tungstic nitride, titanium nitride, tungstic carbide, and ruthenium oxide as a compound of a high melting point metal, and so on.
Following to this, as shown in FIG. 7, the [0033] tungstic film 16 is polished by chemical mechanical polishing (CMP) until a portion of each side wall 15 is exposed to have the tungstic film 16 remained in each storage contact 12. By this step, column-like storage node electrodes 17 are formed by self-alignment without patterning. Each storage node electrode 17 is a lower electrode of the memory capacitor 200 connected to the impurity diffusion film 7 as the source in each storage contact 12. In detail, the storage node electrodes 17 are formed on the impurity diffusion film 17 via two-layer film 21 like a circular conic the cross section of which becomes larger as close to the top from the bottom on the storage node electrodes 17.
Next, as shown in FIG. 8, a first washing with hydrofluoric acid and then a second washing with heated phosphoric acid are conducted. The first washing removes the [0034] silicon oxide film 14 from each storage contact 12 having the silicon nitride film 13 remained both constituting the side wall 15. Then, the second washing removes the silicon nitride film 13 to have a space 12 a between the side walls 15 of each storage contact 12 and each storage node electrode 17. Instead of the two-time washing, hydrofluoric acid gas phase washing can be employed to continuously remove the silicon oxide film 14 and the silicon nitride film 13.
Following to this step, as shown in FIG. 9, a [0035] TiN film 22 is formed with thickness in the range of about 50 nm to 100 nm by spattering or CVD over the semiconductor substrate 1 including the surface of each space 12 a. A high dielectric (ferroelectric) film, such as, a Ta₂O5 film (tantalum oxide film) is deposited with thickness in the range of about 10 nm to 30 nm by CVD to form a capacitive insulating film 18 that covers the surface of each space 12 a, that is, the surface of the storage node electrode 17 via TiN film 22 in each storage contact 12 and the inner wall of the storage node electrode 17 via TiN film 22. The capacitive insulating film 18 may be formed of, instead of Ta₂O₅film, a Perovskite compound, such as, Ba_1-xSt_xTiO₃, or lead zirconate titanate (PZT), that are an insulating film exhibiting high dielectric constant, compared with an ONO film conventionally used as a capacitive insulating film.
Next, as shown n FIG. 10, by spattering or CVD, a [0036] TiN film 23 is formed with thickness in the range of about 50 nm to 100 nm to cover the capacitive insulating film 18. Following to this step, a tungstic film 19 is formed with thickness in the range of about 200 nm to 500 nm by CVD on the inter-layer insulating film 11 to cover the storage node electrode 17 via capacitive insulating film 18 in each storage contact 12 so that each space 12 a is filled with the tungstic film 19. A polycrystalline silicon film, for example, can be formed instead of the tungstic film.
Following to this step, photolithography and the succeeding dry etching are applied to the [0037] tungstic film 19 to form a cell plate electrode 19 with a specific shape that is a upper electrode of each memory capacitor 200. Through these steps, the memory capacitor 200 with the storage node electrode 17 and the cell plate electrode 19 shown in FIG. 1 is completed in which the electrodes 17 and 19 are ccnnected to each other by capacitive coupling in each storage contact 12.
Thereafter, although not shown, through further steps of forming inter-layer insulating film, contact hole, wiring, peripheral circuitry around the memory cells, and so on, the DRAM shown in FIG. 1 is completed. The peripheral circuitry may be formed with the memory cells. [0038]
According to the embodiment, the column-like [0039] storage node electrode 17 is formed as it stands in each storage contact 12 formed through the inter-layer insulating film 8 and the flattening layer (the other inter-layer insulating film) 11. And, the high dielectric capacitive insulating layer 18 is formed so as to cover the storage node electrode 17. The column-like storage node electrode 17 is formed as it stands in each storage contact 12 with self-alignment by removing the tungstic film 16 on the flattening layer 11 by etching, etc., no patterning thus being required. Further, according to the DRAM in the embodiment, the column-like storage node electrode 17 is formed as it stands in each storage contact 12 formed through the inter-layer insulating film 8 and the flattening layer 11. And, the high dielectric capacitive insulating layer 18 is formed so as to cover the storage node electrode 17.
Steps formed between the memory cells and the peripheral circuitry are mainly restricted by the height of the storage node electrodes. In this embodiment, however, such steps are about 50 nm in thickness that almost equals to addition in thickness of the [0040] storage node electrode 17 and the cell plate electrode 19 because the electrode 17 is enclosed in each storage contact 12 and hence there is no electrode 17 over the storage contact 12.
This embodiment achieves sufficient step reduction in consideration of 1 μm in such step thickness in conventional DRAMS. Further, capacitance of a memory capacitor depends on an area in which a storage node electrode and a cell plate electrode face each other via capacitive insulating film, that is, the surface area of the storage node electrode. The [0041] storage node electrode 17 of this embodiment exists in each storage contact 12 so that its surface area is relatively small, however, an adequate capacitance is obtained because the inter-layer insulating film 8 is formed of a ferroelectric material, such as, Ta₂O₅, Ba_1-xSr_xTiO₃and PZT.
Therefore, the present embodiment achieves less fabrication steps with no complicated patterning, and further reduction of steps formed between memory cells and peripheral circuitry, on the other hand, achieves adequate capacitance of memory capacitors. [0042]
Further, according to the DRAM in this embodiment, even further miniaturization and integration will provide small and low memory capacitors to restrict steps, however, obtain adequate capacitance, thus achieving high reliability. [0043]
A modification of the embodiment will be explained in detail. The modification is applied to a DRAM the same as the embodiment already described, however, there are some differences in fabrication steps. Elements in this modification that are the same as or analogous tD elements of the DRAM of the embodiment described above are referenced by the same reference numerals and will not be explained in detail. [0044]
Firstly, the same as the embodiment already described, through the steps shown in FIGS. [0045] 2 to 7, the tungstic film 16 is formed in each storage contact 12 only to form the storage node electrode 17 with self-alignment thus no patterning. The storage node electrode 17 is a lower electrode of each memory capacitor 200 connected to the impurity diffusion layer 7 that is a source in each storage contact 12.
Next, as shown in FIG. 11, washing with hydrofluoric acid is conducted to remove the [0046] silicon oxide film 14 from each storage contact 12, on the other hand, to have the silicon nitride film 13, both constituting each side wall 15. Only the silicon nitride film 13 can be remained in each storage contact 12 by adjusting the washing time.
Following to this step, as shown in FIG. 12, a ferroelectric material, such as, a Ta[0047] ₂O₅film is deposited by CVD with thickness in the range of about 10 nm to 30 nm to form the capacitive insulating film 18 that covers the inner wall of each space 12 a, that is, the surface of the storage node electrode 17 in each storage contact 12 and the inner wall of the storage contact 12 via silicon nitride film 13. Since the inter-layer insulating film 8 made of BPSG film or the inter-layer insulating film 11 made of silicon oxide film exhibits low tightness to the Ta₂O₅film, the ebodiment already described above forms the Ta₂O₅film via under-layer (TiN) film 22 . On the other hand, this modification has the silicon nitride film 13 on the inner wall of each storage contact 12, thus formation of such under-layer (TiN) film 22 being not required, and hence the number of fabrication steps is reduced.
Next, as shown in FIG. 13, a [0048] TiN film 13 is formed by CVD with thickness in the range of about 50 nm to 100 nm over the semiconductor substrate 1 to cover the capacitive insulating film 18. Following to this step, the tungstic film 19 is formed by CVD with thickness in the range of about 200 nm to 500 nm on the flattening layer (inter-layer insulating film) 11 so that the tungstic film 19 covers the storage node electrode 17 via capacitive insulating film 18 in each storage contact 12, thus the space 12 a in each storage contact 12 being filled with the tungstic film 19. A polycrystalline silicon film can be formed instead of the tungstic film 19.
Following to this step, photolithography and the succeeding dry etching are applied to the [0049] tungstic film 19 to form a cell plate electrode 19 with a specific shape that is a upper electrode of each memory capacitor 200. Through these steps, the memory capacitors 200 with the storage node electrode 17 and the cell plate electrode 19 shown in FIG. 1 are completed in which the electrodes 17 and 19 are connected to each other by capacitive coupling in each storage contact 12.
Thereafter, although not shown, through further steps of forming inter-layer insulating film, contact hole, wiring, peripheral circuitry around the memory cells, and so on, a DRAM is completed. The peripheral circuitry may be formed with the memory cells. The same as the embodiment already described, according to the modification, the column-like [0050] storage node electrode 17 is formed as it stands in each storage contact 12 formed through the interlayer insulating film 8 and the flattening layer (the other interlayer insulating film) 11. And, the high dielectric capacitive insulating layer 18 is formed so as to cover the storage node electrode 17. The column-like storage node electrode 17 is formed as it stands in each storage contact 12 with self-alignment by removing the tungstic film 16 on the flattening layer 11 by etching, etc., no patterning thus being required.
Further, according to the DRAM of the modification, the column-like [0051] storage node electrode 17 is formed as it stands in each storage contact 12 formed through the inter-layer insulating film 8 and the flattening layer 11. And, the high dielectric capacitive insulating layer 18 is formed so as to cover the storage node electrode 17. Steps formed between the memory cells and the peripheral circuitry are mainly restricted by the height of the storage node electrodes. In this modification, however, such steps are about 50 nm in thickness that almost equals to addition in thickness of the storage node electrode 17 and the cell plate electrode 19 because the electrode 17 is enclosed in each storage contact 12 and hence there is no electrode 17 over the storage contact 12.
This modification achieves sufficient step reduction in consideration of 1 μm in such step thickness in conventional DRAMs. Further, capacitance of a memory capacitor depends on an area in which a storage node electrode and a cell plate electrode face each other via capacitive insulating film, that is, the surface area of the storage node electrode. The [0052] storage node electrode 17 of this embodiment exists in each storage contact 12 so that its surface area is relatively small, however, an adequate capacitance is obtained because the inter-layer insulating film 8 is formed of a ferroelectric material, such as, Ta₂O₅, Ba_1-xSr_xTiO₃and PZT.
Therefore, the modfication achieves less fabrication steps with no complicated patterning, and further reduction of steps formed between memory cells and peripheral circuitry, on the other hand, achieves adequate capacitance of memory capacitors. [0053]
Further, according to the DRAM of the modification, even further miniaturization and integration will provide small and low memory capacitors to restrict steps, however, obtain adequate capacitance, thus achieving high reliability. [0054]
The embodiment and the nodification are applied to a DRAM of COB configuration, however, without limlited to this, they can be applied to a DRAM of capacitor under bitline (CUB) configuration where memory capacitors are formed under the bit lines. [0055]
According to the present invention, further miniaturization and integration of semiconductors will provide small and low memory capacitors to restrict steps, however, obtain adequate capacitance, thus achieving high reliability. [0056]

Claims

What is claimed is:

1. A semiconductor memory device comprising:

at least an access transistor having a gate and a pair of impurity diffusion layers formed on a semiconductor substrate; and

at least a memory capacitor having a storage node electrode and a cell plate electrode, the electrodes being connected to each other via a capacitive insulating layer made of a ferroelectric material, the storage node electrode having a surface covered with the capacitive insulating layer, the storage node electrode being formed in a shape of column on one of the pair of impurity diffusion layers in a hole formed from an inter-layer insulating film covering the access transistor to the one of the pair of impurity diffusion layers, a upper surface of the column not exceeding the inter-layer insulating film, the storage node electrode formed in the hole facing the cell plate electrode via the inter-layer insulating film.

2. The device according to claim 1, wherein the cell plate electrode faces the semiconductor substrate via the capacitive insulating layer within the hole.

3. The device according to claim 1, wherein the storage node electrode includes either a high melting point metal or a compound of the high melting point metal.

4. The device according to claim 1, wherein the high melting point metal is either tungsten or platinum.

5. The device according to claim 3, wherein the compound of the high melting point metal is a member of the group consisting of tungstic nitride, titanium nitride, molybdenum nitride, tungstic carbide and ruthenium oxide.

6. The device according to claim 1, wherein the capacitive insulating film includes a ferroelectric material.

7. The device according to claim 1, wherein the capacitive insulating film includes a Perovskite compound or lead zirconate titanate.

8. The device according to claim 7, wherein the Perovskite compound is either Ta₂O₅or Ba_1-xSr_xTiO₃.

9. The device according to claim 1, wherein the cell plate electrode includes either tungsten or polycrystalline silicon.

10. The device according to claim 1, wherein at least a first conductive film is formed between the storage node electrode and the capacitive insulating film, and at least a second conductive film is formed between the cell plate electrode and the capacitive insulating film.

11. The device according to claim 10, wherein at least a third conductive film is formed between the cell plate electrode and the semiconductor substrate.

12. The device according to claim 10, wherein at least a nitride film is formed in the hole to directly cover the semiconductor substrate, the capacitive insulating film being formed on a surface of the nitride film.

13. The device according to claim 10, wherein at least a third conductive film is formed between the storage node electrode and the semiconductor substrate.

14. The device according to claim 1, wherein a two-layer conductive film is formed between a side face of the storage node electrode formed shaped in the column and the capacitive insulating layer.

15. The device according to claim 1, wherein a upper surface of the storage node electrode shaped in the column and the capacitive insulating layer touch each other.

16. The device according to claim 1, wherein a conductive film is formed between a upper surface of the storage node electrode shaped in the column and the capacitive insulating layer.

17. The device according to claim 1, wherein the storage node electrode is formed so that a sectional area thereof becomes larger as closer to the upper surface from a bottom of the storage node electrode on the semiconductor area.

18. A semiconductor memory device comprising:

a semiconductor area formed on a semiconductor substrate;

an inter-layer insulating layer deposited on the semiconductor area, the inter-layer insulating layer having a hole thorough which a portion of a surface of the semiconductor area is exposed;

a first conductive layer formed in a shape of column in the hole, a upper surface of the column not exceeding the inter-layer insulating film;

a capacitive insulating film made of a ferroelectric material, the capacitive insulating film covering the first conductive film in the hole; and

a second conductive film being elongated on the inter-layer insulating film, a space between the capacitive insulating layer and a side face of the hole being filled with the second conductive film to cover the first conductive film via the capacitive insulating film in the hole, thus having capacitive coupling with the first conductive film.

19. The device according to claim 18, wherein the first conductive film includes either a high melting point metal or a compound of the high melting point metal.

20. The device According to claim 19, wherein the high melting point metal is either tungsten or platinum.

21. The device according to claim 19, wherein the compound of the high melting point metal is a member of the group consisting of tungstic nitride, titanium nitride, molybdenum nitride, tungstic carbide and ruthenium oxide.

22. The device according to claim 18, wherein the capacitive insulating film includes a ferroelectric material.

23. The device according to claim 18, wherein the capacitive insulating film includes a Perovskite compound or lead zirconate titanate.

24. The device according to claim 23, wherein the Perovskite compound is either Ta₂O₅or Ba_1-xSr_xTiO₃.

25. The device according to claim 18, wherein the second conductive film includes either tungsten or polycrystalline silicon.

26. The device according to claim 18, wherein at least a third conductive film is formed between the first conductive film and the capacitive insulating film, and at least a fourth conductive film is formed between the second conductive film and the capacitive insulating film.

27. The device according to claim 26, wherein at least a fifth conductive film is formed between the second conductive film and the semiconductor substrate.

28. The device according to claim 26, wherein at least a nitride film is formed in the hole to directly cover the semiconductor substrate, the capacitive insulating film being formed on a surface of the nitride film.

29. The device according to claim 26, wherein at least a third conductive film is formed between the first conductive film and the semiconductor substrate.

30. The device according to claim 18, wherein a two-layer conductive film is formed between a side face of the first conductive film formed shaped in the column and the capacitive insulating layer.

31. The device according to claim 18, wherein a third conductive film is formed between a upper surface of the first conductive film shaped in the column and the capacitive insulating layer.

32. The device according to claim 18, wherein the first conductive film is formed so that a sectional area thereof becomes larger as closer to the upper surface from a bottom of the first conductive film on the semiconductor area.

33. A method of producing a semiconductor memory device provided with at least an access transistor having a gate and a pair of impurity diffusion layers, and at least a memory capacitor having a storage node electrode and a cell plate electrode, the electrodes being connected to each other by capacitive coupling via a dielectric film, the method comprising the steps of:

forming a first insulating film that covers the access transistor;

forming a hole by patterning the first insulating film to expose a portion of a surface of one of the pair of the impurity diffusion layers through the hole;

forming a second insulating layer that covers an inner side wall of the hole;

forming a first conductive film on the first insulating film so that the hole is filled with the first conductive film via the second insulating film;

having the first. conductive film remained in the hole by removing the first conductive film on the first insulating film so that the second insulating film is exposed;

forming the storage node electrode by removing the second insulating film to form a space between the first conductive film and the inner wall of the hole and having the first conductive film remained so that the storage node electrode is formed in a shape of column on the one of the pair of the impurity diffusion layers in the hole and a upper surface of the column does not exceed the first insulating film;

forming the dielectric film made of a ferroelecric material to cover a surface of the storage node electrode;

forming a second conductive film on the first insulating film so that the space in the hole is filled with the second conductive film; and

forming a cell plate electrode on the first insulating film so that the cell plate electrode covers the storage node electrode via the dielectric film by processing the second conductive film.

34. The method according to claim 33, wherein the second insulating film forming step comprises the steps of:

forming an insulating film to cover an inner wall of the hole; and

removing the insulating film by anisotropic etching so that a portion of a surface of one of the impurity diffusion layers is exposed to have the insulating layer remained on the side wall of in the hole.

35. The method according to claim 33, wherein the first conductive film remaining step comprises the step of removing the first conductive film by chemical mechanical polishing to expose a portion of the second insulating film.

36. The method according to claim 33, wherein the first conductive film includes either a high melting point metal or a compound of the high melting point metal.

37. The method according to claim 36, wherein the high melting point metal is either tungsten or platinum.

38. The method according to claim 36, wherein the compound of the high melting point metal is a member of the group consisting of tungstic nitride, titanium nitride, molybdenum nitride, tungstic carbide and ruthenium oxide.

39. The method according to claim 33, wherein the dielectric film includes a ferroelectric material.

40. The method according to claim 33, wherein the dielectric film includes a Perovskite compound or lead zirconate titanate.

41. The method according to claim 40, wherein the Perovskite compound is either Ta₂O₅or Ba_1-xSr_xTiO₃.

42. The method according to claim 33, wherein the second conductive film includes either tungsten or polycrystalline silicon.

43. The method according to claim 33 further comprising the step of, after the hole forming step and before the second insulating film forming step, forming a fourth insulating film on the inner wall of the hole, a material of the fourth conductive film is different from a material of the first insulating film, wherein in the second insulating layer forming step, the second insulating layer is formed via the fourth insulating layer, and in the storage node electrode forming step, the second insulating film and the fourth insulating film are removed.

44. The method according to claim 43 further comprising the steps of:

forming, after the second insulating film forming step and before the first conductive film forming step, a third conductive film to cover at least a surface of the semiconductor substrate in the hole;

forming, after the storage node electrode forming step and before the dielectric film forming step, a fourth conductive film to directly cover at least one of the pair of impurity diffusion layers of the access transistor; and

forming, after the dielectric film forming step and before the second conductive film forming step, a fifth conductive film to cover the dielectric film.

45. The method according to claim 33 further comprising the step of, after the hole forming step and before the second insulating film forming step, forming a fourth insulating film a material of which is different from a material of the first insulating film, wherein in the second insulating film forming step, the second insulating film is formed via the fourth insulating film, and in the storage node electrode forming step, the fourth insulating film only remains to directly cover at least one of the pair of impurity diffusion layers of the access transistor.

46. The method according to claim 45 further comprising the steps of:

forming, after the second insulating film forming step and before the first conductive film forming step, a third conductive film to cover at least a surface of the one of the pair of the impurity diffusion layers in the hole; and

forming, after the dielectric film forming step and before the second conductive film forming step, a fourth conductive film to cover the dielectric film.

47. The method according to claim 46, wherein the first conductive film remaining step includes the step of removing the first and third conductive films to have the first and third conductive films remained in the hole.

48. The method according to claim 47, wherein the first conductive film remaining step further includes the step of polishing the first and third conductive films by chemical mechanical polishing to expose a portion of the second insulating film.

49. The method according to claim 33 further comprising the step of, after the storage node electrode forming step and before the dielectric film forming step, forming a third conductive film to cover the inner surface of the space to form a two-layer film of the third conductive film and the dielectric film on the upper surface of the column.

50. The method according to claim 33 further comprising the steps of:

forming, after the second insulating film forming step and before the first conductive film forming step, a third conductive film to cover at least a surface of one of the pair of impurity diffusion layers of the access transistor; and

forming, after the storage node electrode forming step and before the dielectric film forming step, a fourth conductive film to cover the inner surface of the space to form a three-layer film of the third and fourth conductive films and the third insulating film on the side face of the column.

51. The method according to claim 33, wherein in the storage node electrode forming step, a sectional area of the storage node electrode becomes larger as closer to the upper surface from a bottom of the storage node electrode on the one of the impurity diffusion layers.