US20010052469A1 - Method of manufacturing cold cathode device having porous emitter - Google Patents
Method of manufacturing cold cathode device having porous emitter Download PDFInfo
- Publication number
- US20010052469A1 US20010052469A1 US09/544,476 US54447600A US2001052469A1 US 20010052469 A1 US20010052469 A1 US 20010052469A1 US 54447600 A US54447600 A US 54447600A US 2001052469 A1 US2001052469 A1 US 2001052469A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- insulator layer
- processed
- silicon
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J9/00—Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
- H01J9/02—Manufacture of electrodes or electrode systems
- H01J9/022—Manufacture of electrodes or electrode systems of cold cathodes
- H01J9/025—Manufacture of electrodes or electrode systems of cold cathodes of field emission cathodes
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
- C25F3/00—Electrolytic etching or polishing
- C25F3/02—Etching
- C25F3/12—Etching of semiconducting materials
Definitions
- This invention relates to a method of manufacturing a cold cathode device which has a porous portion, for example, a porous silicon portion, as an emitter portion.
- a cold cathode device which has a porous portion, for example, a porous silicon portion, as an emitter portion.
- Such cold cathode can be fabricated in a flat display, a cathode ray tube (CRT), an electron microscope, an electron beam (EB) lithography apparatus, and EB sources for use in various kinds of EB apparatuses.
- CTR cathode ray tube
- EB electron beam
- a field emission cold cathode is manufactured by using a technology of semiconductor minute processing. With the rapid development of the technology, the field emission cold cathode comes to have a high performance and might be expected to be substituted for a conventional cathode device.
- Such cold cathode devices with porous emitters are disclosed in, for example, JP-A Nos. 8-87956, 8-250766, 9-237567, and 9-259795, which will be referred to as conventional techniques. Furthermore, the conventional techniques also teach us various methods of manufacturing the cold cathode devices with porous emitters, in each of which anodic etching process is executed to render the silicon portion into the porous emitters.
- n-type silicon is selected as a material of the emitter substrate in every conventional technique, because the n-type substrate can emit the electron without saturation.
- This n-type substrate should be subjected to irradiation during the anodic etching, in order to promote a reaction of the anodic etching. Good reaction makes the porous pretty fine.
- electron emission depends on thickness of the porous silicon and size of fine crystal comprising the porous silicon, and they are influenced by the irradiation. These means that the uniform electron emission can not be obtained, if the irradiation is not executed uniformly. In spite of this, the irradiation according to the conventional technique is not always uniformly executed, and makes the quality of the porous in the emitter portion uneven.
- JP-A 8-87956 uses two electrode plates only for anodic etching to form the porous emitter.
- the electrode plates are made of metal material, such as platinum (Pt), and have characteristics of blocking off light emitted from light source.
- Pt platinum
- the light source irradiates silicon portion from an inclined direction with respect to a gate electrode of the cold cathode device, in JP-A 8-87956.
- Such inclined irradiation brings about uneven quality into the emitter portion, because the silicon portion can not be subjected to a uniform irradiation.
- This invention therefore provide a method of manufacturing a cold cathode, in which an anodic etching is executed with a uniform irradiation for a predetermined silicon portion, and can obtain a desirable porous silicon portion.
- a method for manufacturing a cold cathode device which has a porous silicon portion as an emitter portion includes the following processes. First, an object that comprises a silicon layer, a gate electrode, .and an insulator layer interposed between the silicon layer and the gate electrode, is formed.
- the gate electrode has a gate aperture
- the insulator layer has a through-hole corresponding to the gate aperture.
- the silicon layer has a predetermined portion exposed inside the through-hole.
- the silicon layer is given an electric potential
- the gate electrode is given an electric potential lower than that of the silicon layer.
- the predetermined portion is subjected to anodic etching to be rendered into the porous silicon portion. That is, in this anodic etching, the silicon layer serves as an anode electrode, while the gate electrode serves as a cathode electrode.
- anodic etching changes the object into the cold cathode device with the porous silicon portion.
- the silicon layer may be made of n-type silicon.
- the above-mentioned method may further comprise irradiating the predetermined portion through both the through-hole and the gate aperture from a vertical direction with respect to the gate electrode, during the giving the electric potential to the silicon layer.
- the manufacturing method does not require an electrode plate only for anodic etching.
- the predetermined silicon portion is irradiated from the vertical direction with respect to the gate electrode, and therefore, the irradiation is executed uniformly for the predetermined silicon portion to change it into the desirable porous silicon portion.
- FIGS.. 1 A through 1 E show sectional views for use in describing a manufacturing method according to one embodiment of the present invention
- FIG. 2 shows a sectional view for use in describing an anodic etching process in the method illustrated in FIGS. 1A through 1E;
- FIG. 3 shows a graph representing a relationship between irradiation time and thickness of porous silicon layer
- FIG. 4 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 5 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 6 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 7 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 8 shows a plane view of the cold cathode device obtained by the manufacturing method shown in FIGS. 1A through 1E;
- FIG. 9 shows a plane view for use in describing a modification of the manufacturing method shown in FIGS. 1A through 1E;
- FIG. 10 shows a plane view for use in describing another modification of the manufacturing method shown in FIGS. 1A through 1E;
- FIG. 11 shows a plane view of the flat display obtained by utilizing another modification of the manufacturing method shown in FIGS. 1A through 1E;
- FIGS. 12A through 12E show sectional views taken substantially along the lines A-A′ of FIG. 11.
- an object is formed to comprise a silicon substrate 10 , a gate electrode 20 , and an insulator layer 30 interposed between the silicon substrate 10 and the gate electrode 20 , as shown in FIGS. 1A through 1D.
- the gate electrode 20 has a gate aperture 21
- the insulator layer 30 has a through-hole 31 corresponding to the gate aperture 21 .
- the silicon substrate 10 has a predetermined portion 11 exposed inside the through-hole 31 .
- the silicon substrate 10 is provided, as shown in FIG. 1A.
- the illustrated silicon substrate 10 is made of n-type silicon, which has single crystal. Materials, which come to have porous portions when the materials is subjected to the anodic etching, may be used instead of the silicon substrate 10 .
- Such materials are, for example, a conductive material, such as aluminum (Al), and semiconductive materials, such as indium phosphide (InP), gallium arsenide (GaAs), silicon carbide (SiC), germanium (Ge), cadmium selenide (CdSe), and compound semiconductor thereof.
- Other semiconductor of families II-VI, III-V, and IV may be used as the material of the substrate.
- amorphous silicon and polycrystalline silicon may be used as the material.
- a pre-processed insulator layer 32 is formed on the silicon substrate 10 , as shown in FIG. 18.
- the illustrated pre-processed insulator layer 32 is of nitride film and is 1 ⁇ m in depth.
- Such insulator layer 32 may be formed by heat treatment, chemical vapor deposition (CVD), and so forth. Insulator materials that have characteristics of acid-resistance for strong acid, such as a hydrofluoric acid (HF solution), can be used as the preprocessed insulator layer 32 .
- HF solution hydrofluoric acid
- a pre-processed gate electrode 22 is formed on the pre-processed insulator layer 32 .
- the illustrated pre-processed gate electrode 22 is of platinum (Pt) and is 0.5 ⁇ m in depth.
- Such gate electrode 22 may be made of materials which have characteristics of acid-resistance for strong acid, such as a gold (Au).
- the pre-processed gate electrode 22 and the pre-processed insulator layer 32 are etched to form the gate aperture 21 and the through-hole 31 .
- the gate aperture 21 and the through-hole 31 are both square of 5 ⁇ m ⁇ 5 ⁇ m.
- the pre-processed gate electrode 22 and the pre-processed insulator layer 32 into the gate electrode 20 and the insulator layer 30 .
- a predetermined portion 11 of the silicon substrate 10 comes to be exposed to the inside of the through-hole 31 . That is, the predetermined portion 11 is plane shape in this embodiment.
- the object is obtained. And then, the anodic etching is executed for the object under an electrolytic solution 40 to render the object into the cold cathode device, as shown in FIG. 1E.
- the electrolytic solution 40 is obtained by mixing hydrofluoric acid (HF solution) and water (H 2 O) with a mixed ratio of 1:1.
- HF solution hydrofluoric acid
- H 2 O water
- Such electrolytic solution 40 is kept within a container 50 , that will be also referred to as a etching-tub.
- sealing member is attached prior to the anodic etching to the object.
- the sealing member comprising a receptacle 60 having an aperture 61 , two tubes 62 connected to the receptacle 60 , and an O-ring 63 .
- the receptacle 60 is arranged to accommodate the object therein, with the gate electrode 20 facing to the aperture 61 of the receptacle 60 , as shown in FIG. 2.
- the tubes 62 communicate between an inside of the receptacle 60 and an outside of the container 50 , and guide, within the receptacle 60 , conductive for use in the giving the electric potentials to the silicon substrate 10 and the gate electrode 20 .
- the O-ring 63 is arranged between the gate electrode 20 and the receptacle 60 . The O-ring 63 serves to fill up the gap between the gate electrode 20 and the receptacle 60 .
- sealing member 60 , 62 and 63
- sealing member will seal the remaining part of the object from the electrolytic solution 40 when the object is soaked into the electrolytic solution 40 .
- the part of the object is soaked into the electrolytic solution 40 to fill both the gate aperture 21 and the through-hole 31 with the electrolytic solution 40 .
- the gate electrode 20 and the insulator layer 30 are made of the material having properties of acid resistance, only the predetermined portion 11 of the silicon substrate 10 is subjected to etching, so as to be rendered into the porous silicon portion 12 .
- the predetermined portion of the silicon layer is subjected prior to the soaking to a natural oxidization, by being exposed to the atmosphere, and thereby, has a naturally oxidized portion.
- the naturally oxidized portion should be removed prior to the anodic etching. Therefore, the soaking is executed for a predetermined time interval that is required for removal of the naturally oxidized portion, before the giving the electric potentials to the silicon substrate and the gate electrode.
- the naturally oxidized portion dissolves in the electrolytic solution 40 , and then, the surface of the silicon substrate 10 is subjected to the hydrogen termination. The removal of the naturally oxidized portion makes the silicon surface clean, and enables a uniform porous portion to be formed.
- the predetermined time interval is two minutes.
- the silicon substrate 10 is given an electric potential, while the gate electrode 20 is given another potential lower than that of the silicon substrate 10 .
- the giving of the electric potentials causes a constant current for anodic etching, which has a current density of 50 mA/cm 2 .
- the predetermined portion 11 is irradiated through both the gate aperture 21 and the through-hole 31 from a vertical direction with respect to the gate electrode 20 .
- tungsten lamp having power of 100 W is used for the irradiation.
- Such anodic etching- forms a porous silicon layer, 1 ⁇ m in thickness.
- FIG. 3 a relationship between irradiation time and thickness of porous silicon layer, is represented.
- the current for the anodic etching has the current density less than 300 mA/cm 2
- the local elution of the silicon exposed to the electrolytic solution such that the porous silicon portion is formed.
- the thickness of the porous silicon portion depends on the current density, concentration of HF acid in the electrolytic solution, time interval of the anodic etching, amount of the irradiation, the intensity of the light, and so on.
- the concentration of HF acid is fixed, while the 100 W tungsten lamp is used for the irradiation, as mentioned above.
- the predetermined portion 11 of the silicon substrate 10 is uniformly subjected to anodic etching to be rendered into the porous silicon portion 12 , and thereby, the object is changed into the cold cathode device having good property.
- the above mentioned object comprises the predetermined portion 11 which is plane, and however, the shape does not restrict the present invention.
- the object may comprise any one of the structures shown in FIGS. 4 through 7.
- the predetermined portion 11 a illustrated in FIG. 4 has a conical shape, which is obtained by the under-etching process, and so on.
- the predetermined portion 11 b illustrated in FIG. 5 has a conical shape, as a whole, and an exposed tip of the conical shape.
- Such structure is obtained by the process disclosed in the foregoing JP-A No. 9-237567, which is incorporated herein by reference.
- the predetermined portions 11 c illustrated in FIG. 6, is so-called of Spindt type, which is obtained in the known manner with a release layer, and so forth.
- the predetermined portions 11 d illustrated in FIG. 7, has a conical-mesa shape. Such structure is obtained by the process disclosed in the foregoing JP-A No. 8-87956, which is incorporated herein by reference.
- the object may comprise the predetermined portion of other shape, such as cylindrical shape, prism shape, or the like.
- FIG. 8 shows a plane view of the cold cathode device according to the foregoing embodiment, while FIGS. 9 and 10 show plane views of the modifications explained in later.
- the modifications relate to the cold cathode devices for use in a display having a plurality of pixels.
- the object of the modifications have, at each pixel, the silicon substrates (not shown), the gate electrodes 20 a and 20 b, and the insulator layers (not shown).
- the gate electrode 20 a illustrated in FIG. 9, has a plurality of the gate apertures, while the corresponding insulator layer has a plurality of the through-holes.
- the object illustrated in FIG. 9, comprises a plurality of the porous silicon portions 12 a of rectangular shape.
- the object illustrated in FIG. 10 comprises a plurality of the porous silicon portions 12 b of circular shape. That is, the gate aperture 12 of FIG. 8 is divided into the plurality of the gate apertures in FIGS. 9 and 10.
- the modified structures bring about still more effect which is an increase of the electron emission, because of the same principle in case where the uniform thickness of the porous silicon layer is obtained. That is, the structures shown in FIGS. 9 and 10 has the plurality of the gate apertures, each of which is smaller than the gate aperture shown in FIG. 8. Therefore, the modifications make the intensity of the electric field for electron emission uniform, so that the cold cathode devices achieve high efficiency of the emission. It is however noted that the substantial emitter area decrease in size, if parts of the gate electrode, which divides the original gate aperture into the plurality of the gate apertures, become large in size. Therefore, it is preferable that the modified structures have small-sized parts for dividing the original gate aperture.
- the above-mentioned methods can be also applied to cold cathode devices which have silicon layers made of amorphous silicon and polycrystalline silicon.
- Such cold cathode devices are manufactured by the methods including the following processes.
- a glass substrate is provided, a metal layer is formed on the glass substrate.
- substrates made of Al 2 O 3 , BN, and Si 3 N 4 may be used.
- a polycrystalline silicon layer is formed as the silicon layer on the metal layer.
- a pre-processed insulator layer is formed on the silicon layer, and a pre-processed gate electrode is formed on the preprocessed insulator layer.
- the pre-processed gate electrode and the pre-processed insulator layer are etched to form the gate aperture and the through-hole, and thereby, the object is obtained.
- the object is rendered into the cold cathode devices by the anodic etching according to the present invention.
- the flat display comprises the cold cathode device having a plurality of pixels each of which corresponds to any one of red (R), green (G), and blue (B), and which are arranged in a matrix fashion.
- the cold cathode device comprises a glass substrate 70 , a plurality of lower electrodes 80 , a plurality of silicon layers 10 a, a insulator layer 30 , and a plurality of the gate electrodes 20 , as shown in FIGS. 11 and 12E.
- the lower electrodes 80 and the silicon layers 10 a are stripe films and extend in Y-direction.
- the gate electrodes 20 are also stripe films and extend in X-direction.
- Such cold cathode device is manufactured by the following processes.
- a plurality of metal stripe films are formed as the plurality of the lower electrodes 80 on the glass substrate 70 , as shown in FIG. 12A.
- the plurality of metal stripe films which extend in the Y-direction and are parallel to one another, so that the glass substrate 70 has exposed areas between the metal stripe films as the lower electrodes 80 .
- the illustrated metal stripe films are 0.5 ⁇ m in thickness.
- the plurality of the silicon layers 10 a are formed on the plurality of metal stripe films 80 .
- the silicon layers 10 a are made of polycrystalline silicon and are 1.5 ⁇ m in thickness.
- the pre-processed insulator layer 32 is formed on the plurality of silicon layers 10 a and the exposed areas of the glass substrate 70 , as shown in FIG. 12B.
- the insulator layer 32 is made of nitride film, 1 ⁇ m in thickness.
- Conductive stripe films 22 are formed, as the plurality of preprocessed gate electrodes, on the pre processed insulator layer 32 , as shown in FIG. 12C.
- the conductive stripe films 22 extend in the X-direction and are parallel to each other. In this embodiment, the conductive stripe films 22 are 0.5 ⁇ m in thickness.
- the conductive stripe films 22 and the pre-processed insulator layer 32 are etched at cross points of the conductive stripe films 22 and the metal stripe films 80 , to form the gate apertures and the through-holes of the pixels. And thereby, the conductive stripe films 22 and the pre-processed insulator layer 32 are transformed into the gate electrodes 20 and the insulator layers 30 of the pixels, so that the object is obtained, as shown in FIG. 12D.
- lens system may be used together with the light source. Such employment is effective to increase of directivity and uniformity of the irradiation.
- the substrate may be rotated during the anodic etching, in order to increase of the uniformity of the irradiation.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Cold Cathode And The Manufacture (AREA)
Abstract
In the manufacturing of the cold cathode device which has a porous silicon portion as an emitter portion, the silicon layer is given an electric potential, while the gate electrode is given an electric potential lower than that of the silicon layer. And thereby, the predetermined portion of the silicon layer is subjected to anodic etching to be rendered into the porous silicon portion. With such anodic etching, the cold cathode device with the porous silicon portion is obtained.
Description
- This invention relates to a method of manufacturing a cold cathode device which has a porous portion, for example, a porous silicon portion, as an emitter portion. Such cold cathode can be fabricated in a flat display, a cathode ray tube (CRT), an electron microscope, an electron beam (EB) lithography apparatus, and EB sources for use in various kinds of EB apparatuses.
- A field emission cold cathode is manufactured by using a technology of semiconductor minute processing. With the rapid development of the technology, the field emission cold cathode comes to have a high performance and might be expected to be substituted for a conventional cathode device.
- Various kinds of proposals have been made about the cold cathode devices, in order to improve performance of the devices. One of them has a porous portion as an emitter portion. In such cold cathode, when a voltage is given between an emitter substrate having the emitter portion and a gate electrode of the cold cathode, the voltage generates an electrical field, which concentrates on the porous portion, because of high resistance of the porous portion. The concentrated field let the porous portions emit electrons, efficiently.
- Such cold cathode devices with porous emitters are disclosed in, for example, JP-A Nos. 8-87956, 8-250766, 9-237567, and 9-259795, which will be referred to as conventional techniques. Furthermore, the conventional techniques also teach us various methods of manufacturing the cold cathode devices with porous emitters, in each of which anodic etching process is executed to render the silicon portion into the porous emitters.
- However, these conventional techniques have a disadvantage that the conventional techniques can not always provide even quality of the emitter portions. In detail, n-type silicon is selected as a material of the emitter substrate in every conventional technique, because the n-type substrate can emit the electron without saturation. This n-type substrate should be subjected to irradiation during the anodic etching, in order to promote a reaction of the anodic etching. Good reaction makes the porous pretty fine. On the other hand, electron emission depends on thickness of the porous silicon and size of fine crystal comprising the porous silicon, and they are influenced by the irradiation. These means that the uniform electron emission can not be obtained, if the irradiation is not executed uniformly. In spite of this, the irradiation according to the conventional technique is not always uniformly executed, and makes the quality of the porous in the emitter portion uneven.
- For example, JP-A 8-87956 uses two electrode plates only for anodic etching to form the porous emitter. The electrode plates are made of metal material, such as platinum (Pt), and have characteristics of blocking off light emitted from light source. As the results, the light source irradiates silicon portion from an inclined direction with respect to a gate electrode of the cold cathode device, in JP-A 8-87956. Such inclined irradiation brings about uneven quality into the emitter portion, because the silicon portion can not be subjected to a uniform irradiation.
- There is an anodic etching technique known to the inventor that uses the emitter substrate instead of an anodic one of the foregoing electrode plates. Such technique also causes the above-mentioned inclined irradiation, resulting in bringing about the same problem. Furthermore, the other conventional techniques may employ either one of the foregoing anodic etchings and, in this event, can not prevent the uniform irradiation.
- This invention therefore provide a method of manufacturing a cold cathode, in which an anodic etching is executed with a uniform irradiation for a predetermined silicon portion, and can obtain a desirable porous silicon portion.
- According to one aspect of the present invention, a method for manufacturing a cold cathode device which has a porous silicon portion as an emitter portion, is obtained. Such method includes the following processes. First, an object that comprises a silicon layer, a gate electrode, .and an insulator layer interposed between the silicon layer and the gate electrode, is formed. Herein, the gate electrode has a gate aperture, while the insulator layer has a through-hole corresponding to the gate aperture. The silicon layer has a predetermined portion exposed inside the through-hole.
- And then, a part of the object is soaked into an electrolytic solution, so that both the through-hole and the gate aperture are filled with the electrolytic solution. Under the circumstances, the silicon layer is given an electric potential, while the gate electrode is given an electric potential lower than that of the silicon layer. And thereby, the predetermined portion is subjected to anodic etching to be rendered into the porous silicon portion. That is, in this anodic etching, the silicon layer serves as an anode electrode, while the gate electrode serves as a cathode electrode. Such anodic etching changes the object into the cold cathode device with the porous silicon portion.
- The silicon layer may be made of n-type silicon. In this case, the above-mentioned method may further comprise irradiating the predetermined portion through both the through-hole and the gate aperture from a vertical direction with respect to the gate electrode, during the giving the electric potential to the silicon layer.
- With such processes, the manufacturing method does not require an electrode plate only for anodic etching. In addition, the predetermined silicon portion is irradiated from the vertical direction with respect to the gate electrode, and therefore, the irradiation is executed uniformly for the predetermined silicon portion to change it into the desirable porous silicon portion.
- FIGS..1A through 1E show sectional views for use in describing a manufacturing method according to one embodiment of the present invention;
- FIG. 2 shows a sectional view for use in describing an anodic etching process in the method illustrated in FIGS. 1A through 1E;
- FIG. 3 shows a graph representing a relationship between irradiation time and thickness of porous silicon layer;
- FIG. 4 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 5 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 6 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 7 shows another object, which can be applied with the anodic etching process shown in FIG. 2;
- FIG. 8 shows a plane view of the cold cathode device obtained by the manufacturing method shown in FIGS. 1A through 1E;
- FIG. 9 shows a plane view for use in describing a modification of the manufacturing method shown in FIGS. 1A through 1E;
- FIG. 10 shows a plane view for use in describing another modification of the manufacturing method shown in FIGS. 1A through 1E;
- FIG. 11 shows a plane view of the flat display obtained by utilizing another modification of the manufacturing method shown in FIGS. 1A through 1E; and
- FIGS. 12A through 12E show sectional views taken substantially along the lines A-A′ of FIG. 11.
- Now, detail explanations will be made about a manufacturing method according to a preferred embodiment of this invention with reference to drawings.
- In the method of this embodiment, an object is formed to comprise a
silicon substrate 10, agate electrode 20, and aninsulator layer 30 interposed between thesilicon substrate 10 and thegate electrode 20, as shown in FIGS. 1A through 1D. Thegate electrode 20 has agate aperture 21, while theinsulator layer 30 has a through-hole 31 corresponding to thegate aperture 21. Thesilicon substrate 10 has a predetermined portion 11 exposed inside the through-hole 31. - In detail, the
silicon substrate 10 is provided, as shown in FIG. 1A. The illustratedsilicon substrate 10 is made of n-type silicon, which has single crystal. Materials, which come to have porous portions when the materials is subjected to the anodic etching, may be used instead of thesilicon substrate 10. Such materials are, for example, a conductive material, such as aluminum (Al), and semiconductive materials, such as indium phosphide (InP), gallium arsenide (GaAs), silicon carbide (SiC), germanium (Ge), cadmium selenide (CdSe), and compound semiconductor thereof. Other semiconductor of families II-VI, III-V, and IV, may be used as the material of the substrate. Also, amorphous silicon and polycrystalline silicon may be used as the material. - And then, a
pre-processed insulator layer 32 is formed on thesilicon substrate 10, as shown in FIG. 18. The illustratedpre-processed insulator layer 32 is of nitride film and is 1 μm in depth.Such insulator layer 32 may be formed by heat treatment, chemical vapor deposition (CVD), and so forth. Insulator materials that have characteristics of acid-resistance for strong acid, such as a hydrofluoric acid (HF solution), can be used as the preprocessedinsulator layer 32. - As shown in FIG. 1C, a
pre-processed gate electrode 22 is formed on thepre-processed insulator layer 32. The illustratedpre-processed gate electrode 22 is of platinum (Pt) and is 0.5 μm in depth.Such gate electrode 22 may be made of materials which have characteristics of acid-resistance for strong acid, such as a gold (Au). - The
pre-processed gate electrode 22 and thepre-processed insulator layer 32 are etched to form thegate aperture 21 and the through-hole 31. In this embodiment, thegate aperture 21 and the through-hole 31 are both square of 5 μm×5 μm. And thereby, thepre-processed gate electrode 22 and thepre-processed insulator layer 32 into thegate electrode 20 and theinsulator layer 30. At this time, a predetermined portion 11 of thesilicon substrate 10 comes to be exposed to the inside of the through-hole 31. That is, the predetermined portion 11 is plane shape in this embodiment. - With the above-mentioned processes, the object is obtained. And then, the anodic etching is executed for the object under an
electrolytic solution 40 to render the object into the cold cathode device, as shown in FIG. 1E. - In this embodiment, the
electrolytic solution 40 is obtained by mixing hydrofluoric acid (HF solution) and water (H2O) with a mixed ratio of 1:1. Suchelectrolytic solution 40 is kept within acontainer 50, that will be also referred to as a etching-tub. - In order to soak only a part of the object into the
electrolytic solution 40 in the anodic etching process, sealing member is attached prior to the anodic etching to the object. The sealing member comprising areceptacle 60 having anaperture 61, twotubes 62 connected to thereceptacle 60, and an O-ring 63. Thereceptacle 60 is arranged to accommodate the object therein, with thegate electrode 20 facing to theaperture 61 of thereceptacle 60, as shown in FIG. 2. Thetubes 62 communicate between an inside of thereceptacle 60 and an outside of thecontainer 50, and guide, within thereceptacle 60, conductive for use in the giving the electric potentials to thesilicon substrate 10 and thegate electrode 20. The O-ring 63 is arranged between thegate electrode 20 and thereceptacle 60. The O-ring 63 serves to fill up the gap between thegate electrode 20 and thereceptacle 60. - All of them are made from a material, which has a sealing property when soaked into the
electrolytic solution 40 and which does not substantially degrade when exposed to thesolution 40. For example, polytetrafluoroethylene (PTFE) may be used as the material of the sealing members. As the result, sealing member (60, 62 and 63) will seal the remaining part of the object from theelectrolytic solution 40 when the object is soaked into theelectrolytic solution 40. - Under the circumstances, the part of the object is soaked into the
electrolytic solution 40 to fill both thegate aperture 21 and the through-hole 31 with theelectrolytic solution 40. In the etching process illustrated in FIG. 2, since thegate electrode 20 and theinsulator layer 30 are made of the material having properties of acid resistance, only the predetermined portion 11 of thesilicon substrate 10 is subjected to etching, so as to be rendered into theporous silicon portion 12. - Generally, the predetermined portion of the silicon layer is subjected prior to the soaking to a natural oxidization, by being exposed to the atmosphere, and thereby, has a naturally oxidized portion. The naturally oxidized portion should be removed prior to the anodic etching. Therefore, the soaking is executed for a predetermined time interval that is required for removal of the naturally oxidized portion, before the giving the electric potentials to the silicon substrate and the gate electrode. The naturally oxidized portion dissolves in the
electrolytic solution 40, and then, the surface of thesilicon substrate 10 is subjected to the hydrogen termination. The removal of the naturally oxidized portion makes the silicon surface clean, and enables a uniform porous portion to be formed. In this embodiment, the predetermined time interval is two minutes. - After that, the
silicon substrate 10 is given an electric potential, while thegate electrode 20 is given another potential lower than that of thesilicon substrate 10. In this embodiment, the giving of the electric potentials causes a constant current for anodic etching, which has a current density of 50 mA/cm2. - During the giving of the electric potentials, the predetermined portion11 is irradiated through both the
gate aperture 21 and the through-hole 31 from a vertical direction with respect to thegate electrode 20. In this embodiment, tungsten lamp having power of 100 W is used for the irradiation. Such anodic etching- forms a porous silicon layer, 1 μm in thickness. - Referring to FIG. 3, a relationship between irradiation time and thickness of porous silicon layer, is represented. Generally, when the current for the anodic etching has the current density less than 300 mA/cm2, the local elution of the silicon exposed to the electrolytic solution, such that the porous silicon portion is formed. The thickness of the porous silicon portion depends on the current density, concentration of HF acid in the electrolytic solution, time interval of the anodic etching, amount of the irradiation, the intensity of the light, and so on. In this embodiment, the concentration of HF acid is fixed, while the 100 W tungsten lamp is used for the irradiation, as mentioned above. In this case, the time interval and the current density influence on the thickness of the porous silicon layer, as shown in FIG. 3. This teaches us the fact that the higher current density and the longer time interval make the thickness of the porous silicon layer increase. In addition, this relationship locally stands on the predetermined portion of the silicon substrate, and therefore, the irradiation should be uniformly executed for the predetermined portion, in order to obtain a suitable porous silicon portion, as mentioned above.
- With such method, the predetermined portion11 of the
silicon substrate 10 is uniformly subjected to anodic etching to be rendered into theporous silicon portion 12, and thereby, the object is changed into the cold cathode device having good property. - The above mentioned object comprises the predetermined portion11 which is plane, and however, the shape does not restrict the present invention. For example, the object may comprise any one of the structures shown in FIGS. 4 through 7. The
predetermined portion 11 a illustrated in FIG. 4, has a conical shape, which is obtained by the under-etching process, and so on. Thepredetermined portion 11 b illustrated in FIG. 5, has a conical shape, as a whole, and an exposed tip of the conical shape. Such structure is obtained by the process disclosed in the foregoing JP-A No. 9-237567, which is incorporated herein by reference. Thepredetermined portions 11 c illustrated in FIG. 6, is so-called of Spindt type, which is obtained in the known manner with a release layer, and so forth. Thepredetermined portions 11 d illustrated in FIG. 7, has a conical-mesa shape. Such structure is obtained by the process disclosed in the foregoing JP-A No. 8-87956, which is incorporated herein by reference. The object may comprise the predetermined portion of other shape, such as cylindrical shape, prism shape, or the like. - Now, explanations will be made about modifications of the foregoing embodiment, with further reference to FIGS. 8 through 10. FIG. 8 shows a plane view of the cold cathode device according to the foregoing embodiment, while FIGS. 9 and 10 show plane views of the modifications explained in later.
- The modifications relate to the cold cathode devices for use in a display having a plurality of pixels. Compared FIGS. 9 and 10 with FIG. 8, the object of the modifications have, at each pixel, the silicon substrates (not shown), the
gate electrodes gate electrode 20 a illustrated in FIG. 9, has a plurality of the gate apertures, while the corresponding insulator layer has a plurality of the through-holes. Accordingly, the object illustrated in FIG. 9, comprises a plurality of theporous silicon portions 12 a of rectangular shape. Similarly, the object illustrated in FIG. 10, comprises a plurality of theporous silicon portions 12 b of circular shape. That is, thegate aperture 12 of FIG. 8 is divided into the plurality of the gate apertures in FIGS. 9 and 10. - With such structures, thickness of the porous silicon portion is controlled to be uniform considerably, even if the emitter area becomes large. In the anodic etching process, if the emitter area is too large, thickness of the porous silicon portion does not become uniform. This is because the intensity of the current for anodic etching is large at areas closer to the gate electrode. As the result, the center of the emitter area has thin porous silicon, in comparison with that of the area closer to the gate electrode. On the contrary, the above structures illustrated in FIGS.9 and 10, has the plurality of the gate apertures, each of which is smaller than the gate aperture shown in FIG. 8. Therefore, the modifications make the intensity of the current for anodic etching uniform, so that the cold cathode devices come to desirable characteristics.
- The modified structures bring about still more effect which is an increase of the electron emission, because of the same principle in case where the uniform thickness of the porous silicon layer is obtained. That is, the structures shown in FIGS. 9 and 10 has the plurality of the gate apertures, each of which is smaller than the gate aperture shown in FIG. 8. Therefore, the modifications make the intensity of the electric field for electron emission uniform, so that the cold cathode devices achieve high efficiency of the emission. It is however noted that the substantial emitter area decrease in size, if parts of the gate electrode, which divides the original gate aperture into the plurality of the gate apertures, become large in size. Therefore, it is preferable that the modified structures have small-sized parts for dividing the original gate aperture.
- The above-mentioned methods can be also applied to cold cathode devices which have silicon layers made of amorphous silicon and polycrystalline silicon. Such cold cathode devices are manufactured by the methods including the following processes. When a glass substrate is provided, a metal layer is formed on the glass substrate. Instead of the glass substrate, substrates made of Al2O3, BN, and Si3N4 may be used. And then, a polycrystalline silicon layer is formed as the silicon layer on the metal layer. And then, a pre-processed insulator layer is formed on the silicon layer, and a pre-processed gate electrode is formed on the preprocessed insulator layer. After that the pre-processed gate electrode and the pre-processed insulator layer are etched to form the gate aperture and the through-hole, and thereby, the object is obtained. The object is rendered into the cold cathode devices by the anodic etching according to the present invention.
- Now, description will be further made about an application where the foregoing embodiment is applied to a flat display, with further reference to FIGS. 11 and 12.
- Referring to FIG. 11, the flat display comprises the cold cathode device having a plurality of pixels each of which corresponds to any one of red (R), green (G), and blue (B), and which are arranged in a matrix fashion. In detail, the cold cathode device comprises a
glass substrate 70, a plurality oflower electrodes 80, a plurality of silicon layers 10 a, ainsulator layer 30, and a plurality of thegate electrodes 20, as shown in FIGS. 11 and 12E. Herein, thelower electrodes 80 and the silicon layers 10 a are stripe films and extend in Y-direction. On the other hand, thegate electrodes 20 are also stripe films and extend in X-direction. Such cold cathode device is manufactured by the following processes. - When the
glass substrate 70 is provided, a plurality of metal stripe films are formed as the plurality of thelower electrodes 80 on theglass substrate 70, as shown in FIG. 12A. The plurality of metal stripe films which extend in the Y-direction and are parallel to one another, so that theglass substrate 70 has exposed areas between the metal stripe films as thelower electrodes 80. The illustrated metal stripe films are 0.5 μm in thickness. - And then, the plurality of the silicon layers10 a are formed on the plurality of
metal stripe films 80. In this embodiment, the silicon layers 10 a are made of polycrystalline silicon and are 1.5 μm in thickness. - And then, the
pre-processed insulator layer 32 is formed on the plurality of silicon layers 10 a and the exposed areas of theglass substrate 70, as shown in FIG. 12B. In this embodiment, theinsulator layer 32 is made of nitride film, 1 μm in thickness.Conductive stripe films 22 are formed, as the plurality of preprocessed gate electrodes, on the pre processedinsulator layer 32, as shown in FIG. 12C. Theconductive stripe films 22 extend in the X-direction and are parallel to each other. In this embodiment, theconductive stripe films 22 are 0.5 μm in thickness. - After that, the
conductive stripe films 22 and thepre-processed insulator layer 32 are etched at cross points of theconductive stripe films 22 and themetal stripe films 80, to form the gate apertures and the through-holes of the pixels. And thereby, theconductive stripe films 22 and thepre-processed insulator layer 32 are transformed into thegate electrodes 20 and the insulator layers 30 of the pixels, so that the object is obtained, as shown in FIG. 12D. - When the object is subjected to the anodic etching according to the present invention, the cold cathode devices is obtained, as shown in FIG. 12E.
- While this invention has thus far been described in conjunction with the preferred embodiment thereof, it will now be readily possible for skilled persons in the art to put this preferred embodiment into various other manners. With respect to the irradiation, lens system may be used together with the light source. Such employment is effective to increase of directivity and uniformity of the irradiation. The substrate may be rotated during the anodic etching, in order to increase of the uniformity of the irradiation.
Claims (12)
1. A method for manufacturing a cold cathode device which has a porous silicon portion as an emitter portion, the method including:
forming an object that comprises a silicon layer, a gate electrode, and an insulator layer interposed between the silicon layer and the gate electrode, the gate electrode having a gate aperture, the insulator layer having a through-hole corresponding to the gate aperture, the silicon layer having a predetermined portion exposed inside the through-hole;
soaking a part of the object into an electrolytic solution to fill both the through-hole and the gate aperture with the electrolytic solution; and
giving the silicon layer an electric potential, while giving the gate electrode another potential lower than that of the silicon layer, so that the predetermined portion is subjected to anodic etching to be rendered into the porous silicon portion, and thereby, the object is changed into the cold cathode device.
2. A manufacturing method as claimed in , wherein the silicon layer is made of n-type silicon.
claim 1
3. A manufacturing method as claimed in , further comprising irradiating the predetermined portion through both the through-hole and the gate aperture from a vertical direction with respect to the gate electrode, during the giving the electric potential to the silicon layer.
claim 2
4. A manufacturing method as claimed in , wherein:
claim 1
the predetermined portion of the silicon layer is subjected prior to the soaking to a natural oxidization, and thereby, has a naturally oxidized portion;
the soaking being executed for a predetermined time interval which is required for removal of the naturally oxidized portion, and then, the giving the electric potential to the silicon layer being executed.
5. A manufacturing method as claimed in , further comprising, after the forming and prior to the soaking: providing sealing member; and sealing the remaining part of the object from the electrolytic solution by sealing member.
claim 1
6. A manufacturing method as claimed in , wherein:
claim 5
the electrolytic solution is kept within a container;
the sealing member comprising a receptacle having an aperture, two tubes connected to the receptacle, and an O-ring;
the receptacle being adapted to accommodate the object therein, with the gate electrode facing to the aperture of the receptacle;
the O-ring being arranged between the gate electrode and the receptacle and being adapted to seal the remaining part of the object from the electrolytic solution;
the tubes communicating between an inside of the receptacle and an outside of the container, and being adapted to guide, within the receptacle, conductive for use in the giving the electric potential to the silicon layer.
7. A manufacturing method as claimed in , wherein the forming comprises:
claim 1
forming a pre-processed insulator layer on the silicon layer;
forming a pre-processed gate electrode on the pre-processed insulator layer;
etching the pre-processed gate electrode and the pre-processed insulator layer to form the gate aperture and the through-hole, and thereby, transforming the pre-processed gate electrode and the pre-processed insulator layer into the gate electrode and the insulator layer.
8. A manufacturing method as claimed in , wherein the forming comprises:
claim 1
forming a metal layer on a glass substrate;
forming a polycrystalline silicon layer as the silicon layer on the metal layer;
forming a pre-processed insulator layer on the silicon layer; forming a pre-processed gate electrode on the pre-processed insulator layer;
etching the pre-processed gate electrode and the pre-processed insulator layer to form the gate aperture and the through-hole, and thereby, transforming the pre-processed gate electrode and the pre-processed insulator layer into the gate electrode and the insulator layer.
9. A manufacturing method as claimed in , wherein: the cold cathode device is for use in a flat display having a plurality of pixels; the object having the silicon layer, the gate electrode, and the insulator layer at each of pixels.
claim 1
10. A manufacturing method as claimed in , wherein the forming comprises:
claim 9
forming, on a glass substrate, a plurality of metal stripe films which extend in a first direction and are parallel to one another, so that the glass substrate has exposed areas between the metal stripe films;
forming, on the plurality of metal stripe films, a plurality of polycrystalline silicon layers serving as the silicon layers of the pixels;
forming a pre-processed insulator layer on the plurality of polycrystalline silicon layers and the exposed areas of the glass substrate;
forming, on the pre-processed insulator layer, conductive stripe films which extend in a second direction perpendicular to the first direction and parallel to each other;
etching the conductive stripe films and the pre-processed insulator layer at cross points of the conductive stripe films and the metal stripe films, to form the gate apertures and the through-holes of the pixels, and thereby, transforming conductive stripe films and the pre-processed insulator layer into the gate electrodes and the insulator layers of the pixels.
11. A manufacturing method as claimed in , wherein: the cold cathode device is for use in a display having a plurality of pixels; the object having the silicon layer, the gate electrode, and the insulator layer at each of pixels; the gate electrode and the insulator layer having a plurality of the gate apertures and a plurality of the through-holes at each of pixels.
claim 1
12. A method for manufacturing a cold cathode device which has a porous emitter portion, the method including:
forming an object that comprises a substrate, a gate electrode, and an insulator layer interposed between the substrate and the gate electrode, the gate electrode having a gate aperture, the insulator layer having a through-hole corresponding to the gate aperture, the substrate being made of one material selected from a group consisting of conductive and semiconductive materials and having a predetermined portion exposed inside the through-hole;
soaking a part of the object into an electrolytic solution to fill the through-hole and the gate aperture with the electrolytic solution; and
rendering the object into the device by giving the substrate and the gate electrode an electric potential and another potential lower than that of the substrate, respectively, so that the predetermined portion is subjected to anodic etching to be the porous emitter portion.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10134499A JP2000294122A (en) | 1999-04-08 | 1999-04-08 | Manufacture of field emission cold cathode and flat- panel display |
JP11-101344 | 1999-04-08 | ||
JP101344/99 | 1999-04-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010052469A1 true US20010052469A1 (en) | 2001-12-20 |
US6340425B2 US6340425B2 (en) | 2002-01-22 |
Family
ID=14298233
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/544,476 Expired - Lifetime US6340425B2 (en) | 1999-04-08 | 2000-04-07 | Method of manufacturing cold cathode device having porous emitter |
Country Status (2)
Country | Link |
---|---|
US (1) | US6340425B2 (en) |
JP (1) | JP2000294122A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1237174A1 (en) * | 2001-02-27 | 2002-09-04 | Hewlett-Packard Company | Electron source |
EP1513181A1 (en) * | 2003-09-04 | 2005-03-09 | Hewlett-Packard Development Company, L.P. | Fabrication of electronic devices |
US20200279760A1 (en) * | 2019-03-01 | 2020-09-03 | Toyota Jidosha Kabushiki Kaisha | Etching device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6753196B2 (en) * | 2001-06-26 | 2004-06-22 | Matsushita Electric Works, Ltd. | Method of and apparatus for manufacturing field emission-type electron source |
TWI284342B (en) * | 2004-12-17 | 2007-07-21 | Tpo Displays Corp | FED having polycrystalline silicon film emitters and method of fabricating polycrystalline silicon film emitters |
US8907553B2 (en) | 2012-01-24 | 2014-12-09 | The United States of America as represented by the Secretary of Commerce, the National Institute of Standards and Technology | Cold field electron emitters based on silicon carbide structures |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2794499B2 (en) * | 1991-03-26 | 1998-09-03 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US5564959A (en) * | 1993-09-08 | 1996-10-15 | Silicon Video Corporation | Use of charged-particle tracks in fabricating gated electron-emitting devices |
JP3243471B2 (en) | 1994-09-16 | 2002-01-07 | 三菱電機株式会社 | Method for manufacturing electron-emitting device |
JP3226745B2 (en) | 1995-03-09 | 2001-11-05 | 科学技術振興事業団 | Semiconductor cold electron-emitting device and device using the same |
JPH09237567A (en) | 1996-02-29 | 1997-09-09 | Mitsubishi Electric Corp | Cold cathode element and its manufacture |
US5863233A (en) * | 1996-03-05 | 1999-01-26 | Candescent Technologies Corporation | Field emitter fabrication using open circuit electrochemical lift off |
US5944975A (en) * | 1996-03-26 | 1999-08-31 | Texas Instruments Incorporated | Method of forming a lift-off layer having controlled adhesion strength |
JP3281533B2 (en) | 1996-03-26 | 2002-05-13 | パイオニア株式会社 | Cold electron emission display device and semiconductor cold electron emission element |
US5755944A (en) * | 1996-06-07 | 1998-05-26 | Candescent Technologies Corporation | Formation of layer having openings produced by utilizing particles deposited under influence of electric field |
US6139716A (en) * | 1999-05-18 | 2000-10-31 | The Regents Of The University Of California | Submicron patterned metal hole etching |
-
1999
- 1999-04-08 JP JP10134499A patent/JP2000294122A/en active Pending
-
2000
- 2000-04-07 US US09/544,476 patent/US6340425B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1237174A1 (en) * | 2001-02-27 | 2002-09-04 | Hewlett-Packard Company | Electron source |
EP1513181A1 (en) * | 2003-09-04 | 2005-03-09 | Hewlett-Packard Development Company, L.P. | Fabrication of electronic devices |
US20200279760A1 (en) * | 2019-03-01 | 2020-09-03 | Toyota Jidosha Kabushiki Kaisha | Etching device |
Also Published As
Publication number | Publication date |
---|---|
JP2000294122A (en) | 2000-10-20 |
US6340425B2 (en) | 2002-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5766446A (en) | Electrochemical removal of material, particularly excess emitter material in electron-emitting device | |
JP3226745B2 (en) | Semiconductor cold electron-emitting device and device using the same | |
US6426234B2 (en) | Method of making field emitters using porous silicon | |
JPH09259795A (en) | Cold electron emitting display device | |
KR20010020773A (en) | Field emission-type electron source and manufacturing method thereof | |
Kimerling et al. | Injection‐stimulated dislocation motion in semiconductors | |
US5925891A (en) | Field-emission electron source | |
EP0434330A2 (en) | Field emission device and process for producing the same | |
US6340425B2 (en) | Method of manufacturing cold cathode device having porous emitter | |
US6417016B1 (en) | Structure and method for field emitter tips | |
JP2001035354A (en) | Field emission type electron source and manufacture thereof | |
JPH0887956A (en) | Electron emitting element, its manufacture, crt and plane display | |
JP3406895B2 (en) | Field emission cold cathode device, method of manufacturing the same, and vacuum micro device | |
US6781159B2 (en) | Field emission display device | |
US6579735B1 (en) | Method for fabricating GaN field emitter arrays | |
US6361392B2 (en) | Extraction grid for field emission displays and method | |
JPH0778581A (en) | Monochromatized electron beam source and its manufacture | |
JPH06162918A (en) | Semiconductor electron emission element and manufacture thereof | |
JP3403165B2 (en) | Method for manufacturing electron-emitting device | |
KR100260258B1 (en) | Method of manufacturing fed | |
US5626921A (en) | Method for forming photoluminescence layer on a semiconductor layer by ion irradiation | |
JP3465890B2 (en) | Electron emitting element and flat display using the same | |
KR100288077B1 (en) | Method for forming crater type metal fea having contact electrodes | |
KR100257570B1 (en) | Method for producing a volcano-type metal field emitter array of fed7351 h01j 17/49 | |
JPH0620946A (en) | Forming method for quantum fine line on base |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ITO, FUMINORI;REEL/FRAME:011959/0618 Effective date: 20010406 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |