US20010046752A1 - Method of improving alignment for semiconductor fabrication - Google Patents
Method of improving alignment for semiconductor fabrication Download PDFInfo
- Publication number
- US20010046752A1 US20010046752A1 US09/189,119 US18911998A US2001046752A1 US 20010046752 A1 US20010046752 A1 US 20010046752A1 US 18911998 A US18911998 A US 18911998A US 2001046752 A1 US2001046752 A1 US 2001046752A1
- Authority
- US
- United States
- Prior art keywords
- poly
- alignment
- layer
- alignment mark
- shallow trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the invention relates to a method of improving the alignment during semiconductor fabrication process, and more particularly, to a method of improving the step height of an alignment mark after the formation of a shallow trench isolation (STI).
- STI shallow trench isolation
- Integration circuits have reached every part of our daily lives.
- the process of fabricating an IC is very complex. Hundreds of steps are needed for making an IC. The fabrication normally takes one or two month to complete.
- the IC industry is a high technology industry including four main branches: IC design, wafer fabrication, wafer testing, and wafer packaging. Thus, IC industry is not only an advanced technology industry, but also a high risky industry which needs a tremendous capital to maintain.
- a photo-mask including an alignment mark is used.
- alignment marks on the wafer for forming semiconductor devices are required.
- the step height of an alignment provides a scattering site or a diffraction edge.
- a He—Ne laser with a wavelength of about 633 nm is normally used as the light source incident on the alignment mark. While the He—Ne laser is projects on the wafer, a diffraction effect is caused and reflected to an alignment sensor, for example, a dark field, a bright field, or a first diffraction interferometer alignment system.
- the step height is small, for example, less than 200 ⁇ , the diffraction effect is not obvious. Consequently, the alignment signal is too weak, or the noise ratio is too strong for the alignment sensor to detect.
- STI is a standard process flow for fabrication.
- CMP oxide chemical-mechanical polishing
- FIG. 1 a to FIG. 1 a a conventional method of forming a shallow trench isolation is shown.
- a semiconductor substrate 100 is provided.
- a pad oxide layer (not shown) is form on the semiconductor substrate 100 , and a silicon nitride having a thickness of about 1.5 k ⁇ is formed on the pad oxide layer.
- a photo-resist layer 104 is formed and defined on the semiconductor substrate 100 .
- the silicon nitride layer 102 on an active region 101 of the semiconductor substrate 100 is covered by the photo-resist layer 104 .
- the silicon nitride layer 102 on a predefined STI region of the semiconductor substrate 100 is exposed.
- the exposed silicon nitride layer 102 is removed by etching.
- the pad oxide layer is dipped and removed by using hydrogen fluoride solution as an etchant, so that the semiconductor substrate within the predefined STI region is exposed.
- part of the semiconductor substrate 100 within the isolation region is removed to form a trench with a depth of about 4 k ⁇ .
- the photo-resist layer 104 is removed.
- an insulation layer 106 for example, an oxide layer having a thickness of about 1000 ⁇ , is formed and the trench is filled therewith. Under a temperature of about 1000° C., an annealing is performed for about 30 minutes.
- the top surface of the semiconductor substrate 100 is polished and planarized with the silicon nitride layer 102 as a stop layer.
- the CMP process is performed until the silicon nitride layer 102 is exposed.
- FIG. 1 f the silicon nitride layer 102 is stripped by etching.
- the pad oxide layer is dipped and removed by using hydrogen fluoride solution (HF) as an etchant.
- HF hydrogen fluoride solution
- FIG. 1 g A channel ion implantation is performed on the active region 101 on the semiconductor 100 .
- a gate oxide layer 110 is formed over the semiconductor substrate 100 .
- a poly-silicon layer 112 is formed on the gate oxide layer 110 . Using conventional photolithography, etching, and annealing processes, the poly-silicon layer 112 is defined into a poly-line.
- the alignment mark on the scribe line is used for alignment.
- a step height is not enough to obtain a proper alignment signal. A misalignment is easily caused.
- the invention is directed towards a method of improving alignment for semiconductor fabrication.
- a semiconductor substrate is provided.
- the semiconductor comprises a field region and a scribe line on which an alignment mark is comprised.
- a plurality of shallow trench isolation structures are formed on the field region and the alignment mark.
- Each of the shallow trench isolation structures is filled with an insulation layer.
- the insulation layer within shallow trench isolation trench on the alignment is partly or completely removed.
- a gate oxide layer and a poly-silicon layer are formed over the semiconductor substrate in sequence.
- the poly-silicon layer is defined to form a poly-line.
- FIG. 1 a to FIG. 1 i show a conventional method of forming a STI
- FIG. 2 a to FIG. 2 e show a method of forming a shallow trench isolation in a preferred embodiment according to the invention.
- FIG. 2 a to FIG. 2 e a method of forming a shallow isolation trench in a preferred embodiment according to the invention is shown.
- a pad oxide layer (not shown) and a silicon nitride layer 102 having a thickness of about 1.5 k ⁇ are formed on a semiconductor substrate 100 sequentially.
- a photo-mask a photo-resist layer (not shown) is formed and defined on the silicon nitride layer 102 .
- an active region 101 and a predefined STI region are defined.
- the silicon nitride layer 102 on the predefined STI region is removed using etching.
- the pad oxide layer is dipped with HF and removed to expose the semiconductor substrate 100 therewithin. A part of the exposed semiconductor substrate 100 is then removed to form a trench with a depth of about 4 k ⁇ .
- An insulation layer 106 for example, an oxide layer, is formed over the semiconductor and fills the trench.
- CMP is performed with the silicon nitride layer 102 as a stop layer. That is, the polishing process is performed until the silicon nitride layer 102 is exposed.
- the silicon nitride layer 102 is stripped. Using HF as an etchant, the pad oxide layer is dipped and removed. Meanwhile, a part of the insulation layer within the trench is removed simultaneously. For the shallow trench isolation on the alignment mark, to increase the step height thereof, the insulation layer is partly or completely removed. As a consequence, a structure shown as FIG. 2 d is formed. The active region is then implanted by ion to form a channel region.
- a conformal gate oxide layer 210 and a conformal poly-silicon layer 212 are form over the semiconductor substrate 100 .
- the poly-silicon layer is defined as a poly-line.
- the alignment mark used to define a poly-line has an increased step height by clearing out the insulation layer within the STI on the alignment mark. Consequently, the alignment accuracy is improved, and the product yield is enhanced.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Element Separation (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Abstract
A method of improving alignment for semiconductor fabrication. A semiconductor substrate is provided. The semiconductor comprises a field region and a scribe line on which an alignment mark is comprised. A plurality of shallow trench isolation structures are formed on the field region and the alignment mark. Each of the shallow trench isolation structures is filled with an insulation layer. The insulation layer within shallow trench isolation trench on the alignment is partly or completely removed. A gate oxide layer and a poly-silicon layer are formed over the semiconductor substrate in sequence. The poly-silicon layer is defined to form a poly-line.
Description
- 1. Field of the Invention
- The invention relates to a method of improving the alignment during semiconductor fabrication process, and more particularly, to a method of improving the step height of an alignment mark after the formation of a shallow trench isolation (STI).
- 2. Description of the Related Art
- Integration circuits (ICs) have reached every part of our daily lives. However, the process of fabricating an IC is very complex. Hundreds of steps are needed for making an IC. The fabrication normally takes one or two month to complete. The IC industry is a high technology industry including four main branches: IC design, wafer fabrication, wafer testing, and wafer packaging. Thus, IC industry is not only an advanced technology industry, but also a high risky industry which needs a tremendous capital to maintain.
- For wafer fabrication, processes such as oxidation, diffusion, deposition, patterning, and etching, are further included. While exposing the photo-resist layer on the surface for patterning a wafer, in addition to a light source, a photo-mask for transferring the pattern is necessary.
- For a normal process of a device, 10 to 18 steps of photolithography and etching are used. In every step of exposure, an alignment is necessary to obtain a precise pattern. Otherwise, a device failure is caused due to improper pattern transfer.
- In a conventional exposure process, a photo-mask including an alignment mark is used. Corresponding to the photo-mask, alignment marks on the wafer for forming semiconductor devices are required. In the conventional alignment system, the step height of an alignment provides a scattering site or a diffraction edge. To perform an alignment process, a He—Ne laser with a wavelength of about 633 nm is normally used as the light source incident on the alignment mark. While the He—Ne laser is projects on the wafer, a diffraction effect is caused and reflected to an alignment sensor, for example, a dark field, a bright field, or a first diffraction interferometer alignment system. In case that the step height is small, for example, less than 200 Å, the diffraction effect is not obvious. Consequently, the alignment signal is too weak, or the noise ratio is too strong for the alignment sensor to detect.
- In tradition ultra large semiconductor integration (ULSI), STI is a standard process flow for fabrication. The oxide chemical-mechanical polishing (CMP) in STI process usually planarize most of the topography to result in a small step height. With a step height of less than about 200 Å between the surface of an isolation region and the surface of a field region, the alignment mark on a scribe line results in a misalignment during alignment process.
- In FIG. 1a to FIG. 1a, a conventional method of forming a shallow trench isolation is shown. As shown in FIG. 1a, a
semiconductor substrate 100 is provided. A pad oxide layer (not shown) is form on thesemiconductor substrate 100, and a silicon nitride having a thickness of about 1.5 kÅ is formed on the pad oxide layer. - In FIG. 1b, using a photo-mask, a photo-
resist layer 104 is formed and defined on thesemiconductor substrate 100. As a consequence, thesilicon nitride layer 102 on anactive region 101 of thesemiconductor substrate 100 is covered by the photo-resist layer 104. On the contrary, thesilicon nitride layer 102 on a predefined STI region of thesemiconductor substrate 100 is exposed. The exposedsilicon nitride layer 102 is removed by etching. The pad oxide layer is dipped and removed by using hydrogen fluoride solution as an etchant, so that the semiconductor substrate within the predefined STI region is exposed. As shown in FIG. 1c, part of thesemiconductor substrate 100 within the isolation region is removed to form a trench with a depth of about 4 kÅ. - In FIG. 1d, the photo-
resist layer 104 is removed. Over thesemiconductor substrate 100, aninsulation layer 106, for example, an oxide layer having a thickness of about 1000 Å, is formed and the trench is filled therewith. Under a temperature of about 1000° C., an annealing is performed for about 30 minutes. - In FIG. 1e, using CMP, the top surface of the
semiconductor substrate 100 is polished and planarized with thesilicon nitride layer 102 as a stop layer. The CMP process is performed until thesilicon nitride layer 102 is exposed. - In FIG. 1f, the
silicon nitride layer 102 is stripped by etching. The pad oxide layer is dipped and removed by using hydrogen fluoride solution (HF) as an etchant. Simultaneously, a part of theinsulation layer 106 which fills the trench is removed by HF. The resultant STI is shown as FIG. 1g. A channel ion implantation is performed on theactive region 101 on thesemiconductor 100. - In FIG. 1h, after the formation of a channel, a
gate oxide layer 110 is formed over thesemiconductor substrate 100. In FIG. 1I, a poly-silicon layer 112 is formed on thegate oxide layer 110. Using conventional photolithography, etching, and annealing processes, the poly-silicon layer 112 is defined into a poly-line. - As described above, while defining the poly-
silicon layer 112 using photolithography, the alignment mark on the scribe line is used for alignment. However, using the conventional process of forming a STI, with the insulation layer filling within the trench on the alignment mark, a step height is not enough to obtain a proper alignment signal. A misalignment is easily caused. - It is therefore an object of the invention to provide a method of improving the alignment for semiconductor fabrication. After the formation of a shallow trench isolation, the insulation layer within the shallow trench isolation on the alignment mark in a scribe line is removed partly or completely in light of practical requirement. Therefore, the step height of the alignment is increased. As a result, the accuracy of alignment is enhanced, and the product yield is improved.
- To achieve these objects and advantages, and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention is directed towards a method of improving alignment for semiconductor fabrication. A semiconductor substrate is provided. The semiconductor comprises a field region and a scribe line on which an alignment mark is comprised. A plurality of shallow trench isolation structures are formed on the field region and the alignment mark. Each of the shallow trench isolation structures is filled with an insulation layer. The insulation layer within shallow trench isolation trench on the alignment is partly or completely removed. A gate oxide layer and a poly-silicon layer are formed over the semiconductor substrate in sequence. The poly-silicon layer is defined to form a poly-line.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
- FIG. 1a to FIG. 1i show a conventional method of forming a STI; and
- FIG. 2a to FIG. 2e show a method of forming a shallow trench isolation in a preferred embodiment according to the invention.
- Referring to FIG. 2a to FIG. 2e, a method of forming a shallow isolation trench in a preferred embodiment according to the invention is shown. In FIG. 2a, using the above process explained in the prior art, a pad oxide layer (not shown) and a
silicon nitride layer 102 having a thickness of about 1.5 kÅ are formed on asemiconductor substrate 100 sequentially. Using a photo-mask, a photo-resist layer (not shown) is formed and defined on thesilicon nitride layer 102. As a consequence, anactive region 101 and a predefined STI region are defined. Thesilicon nitride layer 102 on the predefined STI region is removed using etching. The pad oxide layer is dipped with HF and removed to expose thesemiconductor substrate 100 therewithin. A part of the exposedsemiconductor substrate 100 is then removed to form a trench with a depth of about 4 kÅ. Aninsulation layer 106, for example, an oxide layer, is formed over the semiconductor and fills the trench. - In FIG. 2b, CMP is performed with the
silicon nitride layer 102 as a stop layer. That is, the polishing process is performed until thesilicon nitride layer 102 is exposed. - In FIG. 2c, the
silicon nitride layer 102 is stripped. Using HF as an etchant, the pad oxide layer is dipped and removed. Meanwhile, a part of the insulation layer within the trench is removed simultaneously. For the shallow trench isolation on the alignment mark, to increase the step height thereof, the insulation layer is partly or completely removed. As a consequence, a structure shown as FIG. 2d is formed. The active region is then implanted by ion to form a channel region. - In FIG. 2e, a conformal
gate oxide layer 210 and a conformal poly-silicon layer 212 are form over thesemiconductor substrate 100. Using conventional photolithography and etching process, the poly-silicon layer is defined as a poly-line. As described above, in the invention, the alignment mark used to define a poly-line has an increased step height by clearing out the insulation layer within the STI on the alignment mark. Consequently, the alignment accuracy is improved, and the product yield is enhanced. - Other embodiment of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples to be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Claims (7)
1. A method of improving alignment for semiconductor fabrication, comprising:
providing a semiconductor substrate, comprising a field region and a scribe line on which an alignment mark is comprised;
forming a plurality of shallow trench isolations on the field region and the alignment mark; and
partly or completely clearing out the insulation layer within the shallow trench isolation on the alignment mark.
2. The method according to , wherein the insulation layer includes an oxide layer.
claim 1
3. The method according to , wherein after clearing out the insulation layer within the shallow trench isolation on the alignment mark, further comprises:
claim 1
forming a poly-line over the substrate.
4. The method according to , the poly-line is formed by:
claim 3
forming a gate oxide over the substrate;
forming a poly-silicon layer on the gate oxide;
defining the poly-silicon layer to form a poly-line.
5. A method of improving alignment for semiconductor fabrication, comprising:
providing a semiconductor substrate, comprising a field region and a scribe line on which an alignment mark is comprised;
forming a plurality of shallow trench isolations on the field region and the alignment mark;
partly or completely clearing out the insulation layer within the shallow trench on the alignment mark; and
forming a poly-silicon line over the semiconductor substrate.
6. The method according to , wherein the insulation layer includes an oxide layer.
claim 5
7. The method according to , the poly-line is formed by:
claim 5
forming a gate oxide over the substrate;
forming a poly-silicon layer on the gate oxide;
defining the poly-silicon layer to form a poly-line.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW87115885 | 1998-09-24 | ||
TW087115885A TW381320B (en) | 1998-09-24 | 1998-09-24 | Method for improving the alignment of semiconductor processes |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010046752A1 true US20010046752A1 (en) | 2001-11-29 |
US6346456B2 US6346456B2 (en) | 2002-02-12 |
Family
ID=21631463
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/189,119 Expired - Lifetime US6346456B2 (en) | 1998-09-24 | 1998-11-09 | Method of improving alignment for semiconductor fabrication |
Country Status (2)
Country | Link |
---|---|
US (1) | US6346456B2 (en) |
TW (1) | TW381320B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102332448A (en) * | 2010-04-06 | 2012-01-25 | 台湾积体电路制造股份有限公司 | System and method for providing alignment mark for high-k metal gate process |
KR102057030B1 (en) * | 2013-08-09 | 2019-12-18 | 삼성전자 주식회사 | Semiconductor device and method of fabricating the same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6562691B2 (en) * | 2001-03-06 | 2003-05-13 | Macronix International Co., Ltd. | Method for forming protrusive alignment-mark |
JP3665275B2 (en) * | 2001-05-28 | 2005-06-29 | 沖電気工業株式会社 | Method for forming alignment mark |
US6774452B1 (en) | 2002-12-17 | 2004-08-10 | Cypress Semiconductor Corporation | Semiconductor structure having alignment marks with shallow trench isolation |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5786260A (en) * | 1996-12-16 | 1998-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a readable alignment mark structure using enhanced chemical mechanical polishing |
JP3519579B2 (en) * | 1997-09-09 | 2004-04-19 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
-
1998
- 1998-09-24 TW TW087115885A patent/TW381320B/en not_active IP Right Cessation
- 1998-11-09 US US09/189,119 patent/US6346456B2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102332448A (en) * | 2010-04-06 | 2012-01-25 | 台湾积体电路制造股份有限公司 | System and method for providing alignment mark for high-k metal gate process |
KR102057030B1 (en) * | 2013-08-09 | 2019-12-18 | 삼성전자 주식회사 | Semiconductor device and method of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US6346456B2 (en) | 2002-02-12 |
TW381320B (en) | 2000-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5972793A (en) | Photolithography alignment mark manufacturing process in tungsten CMP metallization | |
US6049137A (en) | Readable alignment mark structure formed using enhanced chemical mechanical polishing | |
US5960299A (en) | Method of fabricating a shallow-trench isolation structure in integrated circuit | |
US6232200B1 (en) | Method of reconstructing alignment mark during STI process | |
US10115625B2 (en) | Methods for removal of hard mask | |
US5998279A (en) | Manufacture of a shallow trench isolation device by exposing negative photoresist to increased exposure energy and chemical mechanical planarization | |
US6461941B2 (en) | Method of forming capacitor on cell region including forming dummy pattern around alignment key | |
US7611961B2 (en) | Method for fabricating semiconductor wafer with enhanced alignment performance | |
US5229317A (en) | Method for preventing out-diffusion of phosphorous and boron in a bpsg-buried trench | |
US5677232A (en) | Methods of fabricating combined field oxide/trench isolation regions | |
US6346456B2 (en) | Method of improving alignment for semiconductor fabrication | |
EP0954022B1 (en) | Method for providing shallow trench isolation of transistors | |
US7332405B2 (en) | Method of forming alignment marks for semiconductor device fabrication | |
US20060148275A1 (en) | Method of forming an alignment mark and manufacturing a semiconductor device using the same | |
JP3645142B2 (en) | Semiconductor wafer processing method and semiconductor device manufacturing method | |
US20040033689A1 (en) | Method for defining a dummy pattern around an alignment mark on a wafer | |
US6979651B1 (en) | Method for forming alignment features and back-side contacts with fewer lithography and etch steps | |
KR20010003670A (en) | Method for forming alignment key of semiconductor device | |
KR100557541B1 (en) | Manufacturing method for semiconductor device | |
EP0892433A1 (en) | Method of forming an alignment mark in a semiconductor structure | |
US6020251A (en) | Method of forming buried diffusion junctions in conjunction with shallow-trench isolation structures in a semiconductor device | |
US5814552A (en) | High step process for manufacturing alignment marks for twin-well integrated circuit devices | |
US6559028B1 (en) | Method of topography management in semiconductor formation | |
KR0165343B1 (en) | Method for forming element isolation on a semiconductor device | |
KR930010096B1 (en) | Isolation method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, CHIA-CHEN;REEL/FRAME:009592/0802 Effective date: 19981019 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |