US20010046743A1 - Method for forming dual-polysilicon structures using a built- in stop layer - Google Patents
Method for forming dual-polysilicon structures using a built- in stop layer Download PDFInfo
- Publication number
- US20010046743A1 US20010046743A1 US09/140,276 US14027698A US2001046743A1 US 20010046743 A1 US20010046743 A1 US 20010046743A1 US 14027698 A US14027698 A US 14027698A US 2001046743 A1 US2001046743 A1 US 2001046743A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- trench
- polysilicon
- trenches
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
Definitions
- This invention relates to integrated circuits and, more specifically, to dual-polysilicon structures in integrated circuits and a method for making them.
- DRAM Dynamic Random Access Memory
- SRAM Static Random Access Memory
- the multi-layered polysilicon structure produced by such a known process yields an uneven topology upon which further processing steps must typically be performed. Carrying out further steps on such an uneven topology can be difficult.
- the present invention is directed to a new method for fabricating dual-polysilicon structures and integrated circuits.
- the method uses fewer steps than those used in prior art processes.
- trenches of differing depths are formed in an insulating layer prior to depositing a polysilicon layer.
- the trenches are formed by forming a first insulating layer and a barrier layer above the first insulating layer.
- a second insulating layer is formed above the barrier layer.
- a first trench is formed in the second insulating layer and a second trench is formed through the first insulating layer, the barrier layer, and the second insulating layer.
- An implantation barrier is deposited in each trench, and then ion implantation is performed to create self-aligned source and drain regions.
- Polysilicon sufficient to fill the trenches, is then deposited and planarized. This process reduces the number of steps required to achieve a dual-polysilicon structure using a single polysilicon formation step. Additionally, the present invention provides a structure that has a more level topography than that provided by prior art methods.
- FIGS. 1 to 4 illustrate an integrated circuit during successive stages of manufacture according to a first illustrative embodiment of the present invention
- FIG. 5 is a cross-section of a dual-polysilicon structure after deposition and etching of polysilicon, and after deposition and planarization of an implantation barrier, according to a second illustrative embodiment of the present invention
- FIGS. 6 to 10 illustrate an integrated circuit during successive stages of manufacture according to a third illustrative embodiment of the present invention.
- FIGS. 11 - 13 illustrate exemplary circuits using the first through third embodiments.
- a new method for fabricating dual-polysilicon structures is characterized by a reduction in the number of steps required to build this type of structure.
- the process includes fabricating at least two trenches of differing depths and then performing a single polysilicon deposition and etch.
- these methods may also result in a structure with a planar or flattened topology.
- the individual steps of the new method utilize standard processing techniques.
- Insulating layer 10 may be SiO 2 and may have a substantially uniform depth.
- the substrate may be silicon, gallium arsenide, germanium, or other material suitable for use as a substrate as is known to those skilled in this art.
- the thickness of the insulating layer 10 varies based on the particular process and technology being used and the surface topology of the substrate 12 .
- At least one trench 14 (two such trenches 14 are depicted in FIGS.
- the trench 14 is then formed by patterning the area to be etched using standard semiconductor photolithographic techniques and then etching (for example, chemically) to form the trench 14 .
- the trench 14 is etched to a depth equal to that of the insulating layer 10 .
- the trench 14 is etched to reveal the surface of the substrate 12 .
- trench 14 is formed by: 1) applying a layer of resist material on the insulating layer 10 ; 2) exposing the resist material to an energy source which passes through a pattern mask; 3) removing areas of resist to form the pattern in the resist; 4) etching the trench 14 ; and 5) removing the remaining resist material.
- the energy source may be an e-beam, light source, or other suitable energy source.
- a second trench 20 is formed in the insulating layer 10 .
- the second trench 20 has a depth that is less than the depth of the first trench 14 , and therefore has a base that sits above a remaining thickness of the insulating layer 10 .
- the second trench 20 may be formed using the process described above to form the first trench 14 .
- the depth of second trench 20 or the thickness of the insulating layer 10 remaining underneath the second trench 20 is dependent upon the desired characteristics of the structure being fabricated.
- a relatively thin second insulating layer 24 is then formed at the base of the first trench 14 and at the base of the second trench 20 .
- the second insulating layer 24 may be SiO 2 and may be formed in each trench at substantially the same time.
- the insulating layer 24 formed at the base of the first trench 14 may sit directly on top of the substrate 12 .
- an implantation barrier 30 is then deposited to fill the trenches 14 and 20 .
- the implantation barrier 30 comprises any material, which will not allow implanted ions to penetrate into the second insulating layer 24 .
- Typical materials used for the implantation barrier 30 include: silicon nitride, tantalum nitride, titanium nitride, tungsten nitride, and zirconium nitride.
- the implantation barrier material is processed to make the surface of the implantation barrier 30 co-planar or substantially co-planar with the surface of the first insulating layer 10 . For example, this is accomplished by a conventional chemical-mechanical polishing (CMP) technique or other planarization techniques.
- CMP chemical-mechanical polishing
- Ion implantation is then performed to create a lightly doped diffusion (LDD) region as represented by region 32 in FIG. 3.
- LDD lightly doped diffusion
- the structure is annealed.
- Transistor source and drain implants are then performed and the structure is again annealed following these further implants. Alternatively, the annealing may occur after all the implants are complete.
- Source and drain regions 34 are shown in FIG. 3. The choices of ions and their associated implantation energies are determined by the desired electrical characteristics of the resulting device. It should be noted that the ion implantation is performed in accordance with standard processing techniques (for example, through a mask of photo-resistive material that has been patterned to reveal the desired implant regions.)
- the implantation barrier 30 of FIG. 3 is then removed by performing an etch (for example, chemical) which selectively attacks the implantation barrier 30 but leaves the insulating layer 10 .
- the trench oxide 24 is also removed.
- the implantation barrier 30 is composed of silicon nitride
- the implantation barrier 30 can be etched with phosphoric acid. Removal of the implantation barrier 30 and the oxide 24 reopens both the first trench 14 and the second trench 20 .
- oxide layer 124 may be performed to for an oxide layer 124 , shown in FIG. 4, using conventional techniques.
- the oxide layer 124 is, for example, SiO 2 .
- the oxide layer 124 in the trench 14 may constitute the gate oxide layer of a metal-oxide-semiconductor (MOS) transistor.
- MOS metal-oxide-semiconductor
- the thickness of the oxide layer 124 is determined by the desired characteristics of the structure.
- the purpose of the oxide layer 124 in the second trench 20 varies based on the application as described below.
- the insulating layer 24 may not be removed and used as a gate oxide.
- a polysilicon layer 40 shown in FIG. 4, is formed. More specifically, after a blanket deposition of polysilicon, the surface of the polysilicon layer is processed (for example, by CMP) to make the surface of the polysilicon layer 40 co-planar or substantially co-planar with the surface of the first insulating layer 10 . This creates the dual-polysilicon structure depicted in FIG. 4.
- the particular illustrative structure in FIG. 4 includes two MOS transistors respectively aligned with the trenches 14 .
- the polysilicon layer 40 formed in the shallow trench 20 may be used to create: 1) a capacitor, when used in conjunction with the oxides 124 and 10 and the substrate 12 , 2) a resistor, or 3) a transistor with a gate oxide, comprised of insulating layers 124 and 10 , that is thicker than that of the device formed in trench 14 .
- these structures may be used to form analog devices.
- electrical connections (not shown) are made in conventional ways to the polysilicon 40 and to the source and drain regions 34 .
- FIG. 5 illustrates a second embodiment of the present invention.
- the initial steps for forming the second embodiment are the same as the steps shown in FIGS. 1 and 2 of the first embodiment.
- an insulating layer 24 is formed at the base of the first trench 14 and at the base of the second trench 20 .
- the insulating layer 24 is, for example, SiO 2 .
- the insulating layer 24 that is formed at the base of the first trench 14 sits directly on top of the surface of the substrate 12 .
- the insulating layer 24 in the trench 14 may constitute the gate oxide layer in a conventional MOS transistor.
- the thickness of the insulating layer 24 is determined by the desired characteristics of the structure.
- the insulating layer 24 at the base of the trench 20 functions in the same manner as described in the previous embodiment and may be SiO 2 .
- a polysilicon layer 50 is then deposited in a blanket fashion.
- the surface of the deposited polysilicon layer is then processed (for example, using CMP) to make the surface of the polysilicon layer 50 co-planar or substantially co-planar with the surface of the first insulating layer 10 .
- a standard anisotropic polysilicon etch is performed to bring the level of the polysilicon in the first trench 14 and in the second trench 20 below the level of the surface of the first insulating layer 10 .
- the distance from the surface should be sufficiently deep such that an implantation barrier 52 , occupying the space overlying the polysilicon, is thick enough to block implanted ions from penetrating the polysilicon.
- an implantation barrier 52 is then deposited in a blanket fashion.
- the implantation barrier 52 is processed (for example, using CMP) to make the surface of the implantation barrier 52 co-planar or substantially co-planar with the surface of the first insulating layer 10 .
- CMP chemical vapor deposition
- the purpose of the implantation barrier 52 is the same as in the prior illustrative embodiment.
- the implantation barrier may consist of any material sufficient to perform the aforementioned function. Some illustrative barrier materials were listed above.
- ion implantation is performed to create a lightly doped diffusion (LDD) region as indicated by regions 32 in FIG. 5.
- LDD lightly doped diffusion
- the structure is annealed.
- Transistor source and drain regions are then formed by further implants and the structure is again annealed following these additional implants. Alternatively, the annealing may occur after all implants have been performed.
- the source and drain regions are indicated as regions 34 in FIG. 5.
- the choices of particular ions and their associated implantation energies are dependent upon the desired electrical characteristics of the device being fabricated. It should be noted that the ion implantation is performed in accordance with standard processing techniques (for example, through a mask of photo-resistive material that has been patterned to reveal the desired implant regions.)
- the implantation barrier 52 (FIG. 5) may be subsequently removed with a selective etch (for example, chemical) to reveal the polysilicon 50 below the implantation barrier 52 . Subsequently, electrical connections (not shown) are made in conventional ways to the polysilicon 40 and to the source and drain regions 34 .
- Insulating layer 205 may be SiO 2 and have a substantially uniform depth.
- the substrate 200 may be silicon, gallium arsenide, germanium, or other material suitable for use as a substrate and as are known to those skilled in the art.
- the thickness of the insulating layer 205 varies based on the particular process and technology being used and the surface topology of the substrate 200 .
- a stop layer 210 is formed on the insulating layer 205 .
- the stop layer is, for example, TiN.
- the stop layer 205 is an etch stop layer as is described below.
- a second insulating layer 215 is formed on the stop layer 205 .
- the second insulating layer is, for example, SiO 2 .
- a resist 220 shown in FIG. 7, is formed on the second insulating layer 215 and patterned as is described above and as is well known in the art.
- the second insulating layer 215 is etched to form trench 120 , shown in FIG. 8.
- the etch process is a selective etch process that etches the insulating layer 215 at a higher or substantially higher rate than the stop layer 210 .
- the stop layer 210 is resistant to the etch process used to etch insulating layer 215 . By using this process, the depth of trench 120 formed during the etch process may be precisely controlled.
- a second resist layer 230 is formed on the second insulating layer 215 .
- the second resist layer 230 is patterned as is described above and as is well known.
- the second insulating layer 215 , the stop layer 210 , and the first insulating layer 205 are etched using a process that selectively etches the materials of each layer to form trench 140 .
- stop layer 210 is not resistant to the etching process used to form trench 140 .
- the remaining portions of the second resist layer 230 are removed.
- the trench 140 is similar to the trench 14 shown in FIGS. 1 - 5 and trench 120 is similar to the trench 20 shown in FIGS. 1 - 5 .
- layers similar to layers 124 , 40 , 50 , and/or 52 may be formed as described above in the first and second embodiments to form polysilicon devices.
- FIGS. 11 - 13 are illustrative devices that may formed using the first, second, and third embodiments.
- the device shown in FIG. 11 is an SRAM cell.
- resistors 300 may be formed using structures formed with the shallow trenches 120 or 20 and the transistors 310 may be formed using structures formed in trenches 14 or 140 .
- Subsequent metal layers may be formed to interconnect resistors 300 and transistors 305 as is well known.
- the device shown in FIG. 12 is alternative SRAM cell.
- transistors 400 may be formed using structures formed in the shallow trenches 120 or 20 and the transistors 410 may be formed using structures formed in trenches 14 or 140 . Subsequent metal layers may be formed to interconnect transistors 400 and transistors 405 as is well known.
- the device shown in FIG. 13 is a DRAM cell.
- the resistor 500 may be formed using structures formed in the shallow trench 120 or 12 and the transistor 510 may be formed using structures formed in trenches 14 and 140 . Subsequent metal layers may be formed to interconnect resistor 500 and transistor 505 as is well known.
Abstract
Description
- This application is related to application Ser. No. ______, entitled “Dual-Polysilicon Structures In Integrated Circuits And A Method For Making Them,” which was filed on Aug. 26, 1998 (Lucent Attorney Docket No. S. Chittipeddi 47-8) and application Ser. No. ______, entitled, “A Capacitor In An Integrated Circuit And A Method Of Manufacturing An Integrated Circuit,” which was filed on Aug. 26, 1998 (Lucent Attorney Docket No. S. Chittipeddi 48-36).
- This invention relates to integrated circuits and, more specifically, to dual-polysilicon structures in integrated circuits and a method for making them.
- Device structures with dual layers of polysilicon over oxide layers of differing thickness have many uses in integrated circuits such as Dynamic Random Access Memory (DRAM) cells, Static Random Access Memory (SRAM) cells, etc. The process for manufacturing dual-polysilicon structures currently requires multiple polysilicon depositions, patterning, and etches. Each deposition, patterning, and etch sequence is both time consuming and costly.
- Additionally, the multi-layered polysilicon structure produced by such a known process yields an uneven topology upon which further processing steps must typically be performed. Carrying out further steps on such an uneven topology can be difficult.
- The present invention is directed to a new method for fabricating dual-polysilicon structures and integrated circuits. The method uses fewer steps than those used in prior art processes. In accordance with the invention, trenches of differing depths are formed in an insulating layer prior to depositing a polysilicon layer. The trenches are formed by forming a first insulating layer and a barrier layer above the first insulating layer. Subsequently, a second insulating layer is formed above the barrier layer. A first trench is formed in the second insulating layer and a second trench is formed through the first insulating layer, the barrier layer, and the second insulating layer. An implantation barrier is deposited in each trench, and then ion implantation is performed to create self-aligned source and drain regions. Polysilicon, sufficient to fill the trenches, is then deposited and planarized. This process reduces the number of steps required to achieve a dual-polysilicon structure using a single polysilicon formation step. Additionally, the present invention provides a structure that has a more level topography than that provided by prior art methods.
- The invention will be more fully understood from the following detailed description taken in connection with the accompanying drawing, in which:
- FIGS.1 to 4 illustrate an integrated circuit during successive stages of manufacture according to a first illustrative embodiment of the present invention;
- FIG. 5 is a cross-section of a dual-polysilicon structure after deposition and etching of polysilicon, and after deposition and planarization of an implantation barrier, according to a second illustrative embodiment of the present invention;
- FIGS.6 to 10 illustrate an integrated circuit during successive stages of manufacture according to a third illustrative embodiment of the present invention; and
- FIGS.11-13 illustrate exemplary circuits using the first through third embodiments.
- In accordance with the principles of the present invention, a new method for fabricating dual-polysilicon structures is characterized by a reduction in the number of steps required to build this type of structure. The process includes fabricating at least two trenches of differing depths and then performing a single polysilicon deposition and etch. Advantageously, these methods may also result in a structure with a planar or flattened topology. The individual steps of the new method utilize standard processing techniques.
- The first illustrative embodiment is described below with reference to FIGS.1 to 4. Formed on the
substrate 12 is aninsulating layer 10.Insulating layer 10 may be SiO2 and may have a substantially uniform depth. The substrate may be silicon, gallium arsenide, germanium, or other material suitable for use as a substrate as is known to those skilled in this art. There may be one or more layers formed between thesubstrate 12 and theinsulating layer 10. The thickness of theinsulating layer 10 varies based on the particular process and technology being used and the surface topology of thesubstrate 12. At least one trench 14 (twosuch trenches 14 are depicted in FIGS. 1 to 4) is then formed by patterning the area to be etched using standard semiconductor photolithographic techniques and then etching (for example, chemically) to form thetrench 14. In particular, thetrench 14 is etched to a depth equal to that of theinsulating layer 10. In other words, thetrench 14 is etched to reveal the surface of thesubstrate 12. - Illustratively,
trench 14 is formed by: 1) applying a layer of resist material on theinsulating layer 10; 2) exposing the resist material to an energy source which passes through a pattern mask; 3) removing areas of resist to form the pattern in the resist; 4) etching thetrench 14; and 5) removing the remaining resist material. The energy source may be an e-beam, light source, or other suitable energy source. - After formation of the
first trench 14, asecond trench 20, shown in FIG. 2, is formed in theinsulating layer 10. Thesecond trench 20 has a depth that is less than the depth of thefirst trench 14, and therefore has a base that sits above a remaining thickness of theinsulating layer 10. Thesecond trench 20 may be formed using the process described above to form thefirst trench 14. The depth ofsecond trench 20 or the thickness of theinsulating layer 10 remaining underneath thesecond trench 20 is dependent upon the desired characteristics of the structure being fabricated. - Using standard processing techniques, a relatively thin second
insulating layer 24, shown in FIG. 2, is then formed at the base of thefirst trench 14 and at the base of thesecond trench 20. The secondinsulating layer 24 may be SiO2 and may be formed in each trench at substantially the same time. Theinsulating layer 24 formed at the base of thefirst trench 14 may sit directly on top of thesubstrate 12. - As depicted in FIG. 3, an
implantation barrier 30 is then deposited to fill thetrenches implantation barrier 30 comprises any material, which will not allow implanted ions to penetrate into the secondinsulating layer 24. Typical materials used for theimplantation barrier 30 include: silicon nitride, tantalum nitride, titanium nitride, tungsten nitride, and zirconium nitride. After being deposited in a blanket fashion, the implantation barrier material is processed to make the surface of theimplantation barrier 30 co-planar or substantially co-planar with the surface of the firstinsulating layer 10. For example, this is accomplished by a conventional chemical-mechanical polishing (CMP) technique or other planarization techniques. - Ion implantation is then performed to create a lightly doped diffusion (LDD) region as represented by
region 32 in FIG. 3. Following creation of the LDDregion 32, the structure is annealed. Transistor source and drain implants are then performed and the structure is again annealed following these further implants. Alternatively, the annealing may occur after all the implants are complete. Source anddrain regions 34 are shown in FIG. 3. The choices of ions and their associated implantation energies are determined by the desired electrical characteristics of the resulting device. It should be noted that the ion implantation is performed in accordance with standard processing techniques (for example, through a mask of photo-resistive material that has been patterned to reveal the desired implant regions.) - The
implantation barrier 30 of FIG. 3 is then removed by performing an etch (for example, chemical) which selectively attacks theimplantation barrier 30 but leaves the insulatinglayer 10. Thetrench oxide 24 is also removed. For example, when theimplantation barrier 30 is composed of silicon nitride, theimplantation barrier 30 can be etched with phosphoric acid. Removal of theimplantation barrier 30 and theoxide 24 reopens both thefirst trench 14 and thesecond trench 20. - Next, oxidation may be performed to for an oxide layer124, shown in FIG. 4, using conventional techniques. The oxide layer 124 is, for example, SiO2. The oxide layer 124 in the
trench 14 may constitute the gate oxide layer of a metal-oxide-semiconductor (MOS) transistor. The thickness of the oxide layer 124 is determined by the desired characteristics of the structure. The purpose of the oxide layer 124 in thesecond trench 20 varies based on the application as described below. In an alternative embodiment, the insulatinglayer 24 may not be removed and used as a gate oxide. - Subsequently, a
polysilicon layer 40, shown in FIG. 4, is formed. More specifically, after a blanket deposition of polysilicon, the surface of the polysilicon layer is processed (for example, by CMP) to make the surface of thepolysilicon layer 40 co-planar or substantially co-planar with the surface of the first insulatinglayer 10. This creates the dual-polysilicon structure depicted in FIG. 4. - The particular illustrative structure in FIG. 4 includes two MOS transistors respectively aligned with the
trenches 14. Further, thepolysilicon layer 40 formed in theshallow trench 20 may be used to create: 1) a capacitor, when used in conjunction with theoxides 124 and 10 and thesubstrate 12, 2) a resistor, or 3) a transistor with a gate oxide, comprised of insulatinglayers 124 and 10, that is thicker than that of the device formed intrench 14. In addition, these structures may be used to form analog devices. In an actual device, electrical connections (not shown) are made in conventional ways to thepolysilicon 40 and to the source and drainregions 34. - FIG. 5 illustrates a second embodiment of the present invention. The initial steps for forming the second embodiment are the same as the steps shown in FIGS. 1 and 2 of the first embodiment. After the
trenches layer 24 is formed at the base of thefirst trench 14 and at the base of thesecond trench 20. The insulatinglayer 24 is, for example, SiO2. The insulatinglayer 24 that is formed at the base of thefirst trench 14 sits directly on top of the surface of thesubstrate 12. The insulatinglayer 24 in thetrench 14 may constitute the gate oxide layer in a conventional MOS transistor. The thickness of the insulatinglayer 24 is determined by the desired characteristics of the structure. The insulatinglayer 24 at the base of thetrench 20 functions in the same manner as described in the previous embodiment and may be SiO2. - Next, as is shown in FIG. 5, a polysilicon layer50 is then deposited in a blanket fashion. The surface of the deposited polysilicon layer is then processed (for example, using CMP) to make the surface of the polysilicon layer 50 co-planar or substantially co-planar with the surface of the first insulating
layer 10. After planarization, a standard anisotropic polysilicon etch is performed to bring the level of the polysilicon in thefirst trench 14 and in thesecond trench 20 below the level of the surface of the first insulatinglayer 10. The distance from the surface should be sufficiently deep such that animplantation barrier 52, occupying the space overlying the polysilicon, is thick enough to block implanted ions from penetrating the polysilicon. - More specifically, an
implantation barrier 52 is then deposited in a blanket fashion. Theimplantation barrier 52 is processed (for example, using CMP) to make the surface of theimplantation barrier 52 co-planar or substantially co-planar with the surface of the first insulatinglayer 10. In this manner, a self aligned structure for ion implantation is formed. The purpose of theimplantation barrier 52 is the same as in the prior illustrative embodiment. The implantation barrier may consist of any material sufficient to perform the aforementioned function. Some illustrative barrier materials were listed above. - In the second embodiment, ion implantation is performed to create a lightly doped diffusion (LDD) region as indicated by
regions 32 in FIG. 5. Following creation of the LDD region, the structure is annealed. Transistor source and drain regions are then formed by further implants and the structure is again annealed following these additional implants. Alternatively, the annealing may occur after all implants have been performed. The source and drain regions are indicated asregions 34 in FIG. 5. Once again, the choices of particular ions and their associated implantation energies are dependent upon the desired electrical characteristics of the device being fabricated. It should be noted that the ion implantation is performed in accordance with standard processing techniques (for example, through a mask of photo-resistive material that has been patterned to reveal the desired implant regions.) - The implantation barrier52 (FIG. 5) may be subsequently removed with a selective etch (for example, chemical) to reveal the polysilicon 50 below the
implantation barrier 52. Subsequently, electrical connections (not shown) are made in conventional ways to thepolysilicon 40 and to the source and drainregions 34. - A third illustrative embodiment is described below with reference to FIGS.6 to 10 where an insulating
layer 205 is formed on asubstrate 200. Insulatinglayer 205 may be SiO2 and have a substantially uniform depth. Thesubstrate 200 may be silicon, gallium arsenide, germanium, or other material suitable for use as a substrate and as are known to those skilled in the art. There may be one or more layers formed between thesubstrate 200 and the insulatinglayer 205. The thickness of the insulatinglayer 205 varies based on the particular process and technology being used and the surface topology of thesubstrate 200. - Subsequently, a
stop layer 210 is formed on the insulatinglayer 205. The stop layer is, for example, TiN. Thestop layer 205 is an etch stop layer as is described below. A second insulatinglayer 215 is formed on thestop layer 205. The second insulating layer is, for example, SiO2. Next, a resist 220, shown in FIG. 7, is formed on the second insulatinglayer 215 and patterned as is described above and as is well known in the art. The secondinsulating layer 215 is etched to form trench 120, shown in FIG. 8. The etch process is a selective etch process that etches the insulatinglayer 215 at a higher or substantially higher rate than thestop layer 210. In other words, thestop layer 210 is resistant to the etch process used to etch insulatinglayer 215. By using this process, the depth of trench 120 formed during the etch process may be precisely controlled. - Next, as is shown in FIG. 9, a second resist
layer 230 is formed on the second insulatinglayer 215. The second resistlayer 230 is patterned as is described above and as is well known. The secondinsulating layer 215, thestop layer 210, and the first insulatinglayer 205 are etched using a process that selectively etches the materials of each layer to form trench 140. In other words, stoplayer 210 is not resistant to the etching process used to form trench 140. After etching, the remaining portions of the second resistlayer 230 are removed. The trench 140 is similar to thetrench 14 shown in FIGS. 1-5 and trench 120 is similar to thetrench 20 shown in FIGS. 1-5. Once trenches 140 and 120 have been formed, layers similar tolayers 124, 40, 50, and/or 52 may be formed as described above in the first and second embodiments to form polysilicon devices. - FIGS.11-13 are illustrative devices that may formed using the first, second, and third embodiments. The device shown in FIG. 11 is an SRAM cell. In the embodiment shown in FIG. 11, resistors 300 may be formed using structures formed with the
shallow trenches 120 or 20 and the transistors 310 may be formed using structures formed intrenches 14 or 140. Subsequent metal layers may be formed to interconnect resistors 300 and transistors 305 as is well known. - The device shown in FIG. 12 is alternative SRAM cell. In the embodiment shown in FIG. 12, transistors400 may be formed using structures formed in the
shallow trenches 120 or 20 and the transistors 410 may be formed using structures formed intrenches 14 or 140. Subsequent metal layers may be formed to interconnect transistors 400 and transistors 405 as is well known. - The device shown in FIG. 13 is a DRAM cell. In the embodiment shown in FIG. 13, the resistor500 may be formed using structures formed in the
shallow trench 120 or 12 and the transistor 510 may be formed using structures formed intrenches 14 and 140. Subsequent metal layers may be formed to interconnect resistor 500 and transistor 505 as is well known. - Finally, it is to be understood that although the invention is disclosed herein in the context of particular illustrative embodiments, those skilled in the art will be able to devise numerous alternative arrangements. Such alternative arrangements, although not explicitly shown or described herein, embody the principles of the present invention and are thus within its spirit and scope.
Claims (10)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/140,276 US6365469B2 (en) | 1998-08-26 | 1998-08-26 | Method for forming dual-polysilicon structures using a built-in stop layer |
JP11235240A JP2000124326A (en) | 1998-08-26 | 1999-08-23 | Method for forming integrated circuit |
TW088114626A TW478094B (en) | 1998-08-26 | 1999-08-26 | Dual-polysilicon structures in integrated circuits and a method for making them |
KR1019990035568A KR100705308B1 (en) | 1998-08-26 | 1999-08-26 | Dual-polysilicon Structures in integrated circuits and a method for making them |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/140,276 US6365469B2 (en) | 1998-08-26 | 1998-08-26 | Method for forming dual-polysilicon structures using a built-in stop layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010046743A1 true US20010046743A1 (en) | 2001-11-29 |
US6365469B2 US6365469B2 (en) | 2002-04-02 |
Family
ID=22490519
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/140,276 Expired - Lifetime US6365469B2 (en) | 1998-08-26 | 1998-08-26 | Method for forming dual-polysilicon structures using a built-in stop layer |
Country Status (1)
Country | Link |
---|---|
US (1) | US6365469B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7208369B2 (en) * | 2003-09-15 | 2007-04-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dual poly layer and method of manufacture |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5648663A (en) * | 1985-08-05 | 1997-07-15 | Canon Kabushiki Kaisha | Semiconductor structure having transistor and other elements on a common substrate and process for producing the same |
US5342797A (en) * | 1988-10-03 | 1994-08-30 | National Semiconductor Corporation | Method for forming a vertical power MOSFET having doped oxide side wall spacers |
KR0161399B1 (en) * | 1995-03-13 | 1998-12-01 | 김광호 | Non-volatile memory device & method of making thereof |
US5545579A (en) * | 1995-04-04 | 1996-08-13 | Taiwan Semiconductor Manufacturing Company | Method of fabricating a sub-quarter micrometer channel field effect transistor having elevated source/drain areas and lightly doped drains |
US5661054A (en) * | 1995-05-19 | 1997-08-26 | Micron Technology, Inc. | Method of forming a non-volatile memory array |
JP2870485B2 (en) * | 1996-06-03 | 1999-03-17 | 日本電気株式会社 | Method for manufacturing semiconductor device |
KR100233832B1 (en) * | 1996-12-14 | 1999-12-01 | 정선종 | Transistor of semiconductor device and method for manufacturing the same |
US5731236A (en) * | 1997-05-05 | 1998-03-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process to integrate a self-aligned contact structure, with a capacitor structure |
US5773348A (en) * | 1997-05-21 | 1998-06-30 | Powerchip Semiconductor Corp. | Method of fabricating a short-channel MOS device |
-
1998
- 1998-08-26 US US09/140,276 patent/US6365469B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6365469B2 (en) | 2002-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6524901B1 (en) | Method for forming a notched damascene planar poly/metal gate | |
US6235574B1 (en) | High performance DRAM and method of manufacture | |
US6110787A (en) | Method for fabricating a MOS device | |
US5718800A (en) | Self-aligned N+/P+ doped polysilicon plugged contacts to N+/P+ doped polysilicon gates and to N+/P+ doped source/drain regions | |
US20060177983A1 (en) | Method for forming a notched gate | |
US5729056A (en) | Low cycle time CMOS process | |
JP3146316B2 (en) | Semiconductor device and manufacturing method thereof | |
US5622882A (en) | Method of making a CMOS dynamic random-access memory (DRAM) | |
EP0390219B1 (en) | Semiconductor device and method of manufacturing the same | |
US5843815A (en) | Method for fabricating a MOSFET device, for an SRAM cell, using a self-aligned ion implanted halo region | |
KR100470292B1 (en) | Method of making a ferroelectric memory transistor | |
US6300178B1 (en) | Semiconductor device with self-aligned contact and manufacturing method thereof | |
EP1047127B1 (en) | A method of forming a multi-layered dual-polysilicon structure | |
US6080625A (en) | Method for making dual-polysilicon structures in integrated circuits | |
US5679598A (en) | Method of making a CMOS dynamic random-access memory (DRAM) | |
US7029963B2 (en) | Semiconductor damascene trench and methods thereof | |
US6365469B2 (en) | Method for forming dual-polysilicon structures using a built-in stop layer | |
KR100705308B1 (en) | Dual-polysilicon Structures in integrated circuits and a method for making them | |
US6221745B1 (en) | High selectivity mask oxide etching to suppress silicon pits | |
US6001681A (en) | Method to reduce the depth of a buried contact trench by using a thin split polysilicon thickness | |
US5366918A (en) | Method for fabricating a split polysilicon SRAM cell | |
US5648290A (en) | Method of making a CMOS dynamic random-access memory (DRAM) | |
US5652160A (en) | Method of fabricating a buried contact structure with WSix sidewall spacers | |
JPH1197529A (en) | Manufacture of semiconductor device | |
KR20010065698A (en) | Method For Forming The Dual Gate Of Semiconductor Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LUCENT TECHNOLOGIES INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHITTIPEDDI, SAILESH;KELLY, MICHAEL JAMES;REEL/FRAME:009421/0324 Effective date: 19980826 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS LLC;REEL/FRAME:035365/0634 Effective date: 20140804 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044886/0608 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0719 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0719 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0719 Effective date: 20220401 |