US20010046267A1 - Method and circuit arrangement to reduce a dc-offset - Google Patents
Method and circuit arrangement to reduce a dc-offset Download PDFInfo
- Publication number
- US20010046267A1 US20010046267A1 US09/123,008 US12300898A US2001046267A1 US 20010046267 A1 US20010046267 A1 US 20010046267A1 US 12300898 A US12300898 A US 12300898A US 2001046267 A1 US2001046267 A1 US 2001046267A1
- Authority
- US
- United States
- Prior art keywords
- burst
- offset
- samples
- signal
- correction value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
- H04L25/062—Setting decision thresholds using feedforward techniques only
Definitions
- the present invention relates to a method to reduce a DC-offset as defined in the preamble of claim 1 , a circuit arrangement to reduce a DC-offset as defined in the preamble of claim 2 , and burst mode receiver wherein the circuit arrangement is used as defined in the preamble of claim 3 .
- the use of a preamble signal or signal with a fixed predetermined contents for DC-offset purposes requires knowledge of the contents of this preamble signal at the receiver's side.
- the averaged preamble signal contains no information about the DC-offset picked up by a signal transmitted between transmitter and receiver or added to a signal by components in the receiver, for instance a mixer in a radio-receiver.
- the average of the preamble may differ from zero, even if no DC-offset was applied to the transmitted signal or may be zero even if there is a significant DC-offset.
- Another disadvantage of the known method is that the receiver has to be well-synchronised to the arrival of the preamble so that only samples of the preamble are averaged.
- An object of the present invention is to provide a method and circuit arrangement to reduce a DC-offset such as the known one, but which have no influence on bandwidth occupancy on the transmission medium between transmitter and receiver, and which do not require knowledge of the contents of a signal received and averaged by the receiver.
- this object is achieved by the method defined in claim 1 , the circuit arrangement defined in claim 2 , and the burst mode receiver defined in claim 3 .
- the DC-offset reducing method from U.S. Pat. No. 4,873,702 includes an additional phase, the so called second step, wherein the offset correction value is updated upon information deduced from the data sent between transmitter and receiver.
- this second step no subsequent data samples are averaged to determine how the offset correction value has to be modified.
- the second step hence cannot be used to determine an initial offset correction value and can therefore not be regarded as an autonomous offset reducing method.
- the second step described in U.S. Pat. No. 4,873,702 requires a preceding first step wherein an initial offset reducing correction value is determined.
- the present invention provides such a method which is advantageous over the known first step method, as explained above.
- FIG. 1 represents a block scheme of an embodiment of the circuit arrangement to reduce a DC-offset according to the present invention.
- FIG. 2 represents a block scheme of an embodiment of the burst mode receiver according to the present invention.
- the circuit arrangement drawn in FIG. 1 comprises a first memory MEM 1 , an averager AV, a second memory MEM 2 , and a subtractor SUB.
- the first memory MEM 1 is coupled between an input line of the circuit arrangement and a first input of the subtractor SUB.
- An output of the first memory MEM 1 further is connected to an input of the averager AV, and an output of the averager AV is coupled to a second input of the subtractor SUB via the second memory MEM 2 .
- the subtractor SUB has an output terminal which is connected to an output line of the circuit arrangement.
- a first digital signal SI is applied to the first memory MEM 1 .
- This first digital signal Si consists of subsequent burst B 1 , B 2 , two of which are drawn in FIG. 1.
- the digital samples constituting these bursts B 1 , B 2 each contain 13 bits.
- the input line of the circuit arrangement in other words can be regarded as a 13-bit wide data bus.
- the samples of a single burst are temporarily stored.
- FIG. 1 it is supposed that each burst, B 1 , B 2 , contains 10 samples.
- the first memory MEM 1 thus consists of 10 memory locations each having a storage capacity of 13 bits.
- the averager AV calculates a DC-offset correction value CV. Thereto, the averager AV averages a number of samples of the burst B 1 stored in the first memory MEM 1 .
- the so obtained DC-offset correction value CV is applied to the second memory MEM 2 to be temporarily stored therein.
- the samples of burst B 1 stored in the first memory MEM 1 , are applied to the first input of the subtractor SUB.
- the subtractor SUB than subtracts the calculated DCoffset correction value CV, read from the second memory MEM 2 , from each sample of burst B 1 and applies the result thereof to the output line of the circuit arrangement. On this output line, an offset reduced version of the first digital signal S 1 appears. This offset reduced signal is referred to by S 2 in FIG. 1.
- the average value CV, as well as the burst samples are applied to the subtractor SUB via 13 bit wide data busses. Since the outgoing second digital signal S 2 of the circuit arrangement is offset-reduced, its dynamic range is reduced significantly. For this reason, the second output signal S 2 is sourced over an 8 bit wide outgoing data bus in FIG. 1.
- the calculated correction value CV is stored in the second memory MEM 2 and kept unchanged at least for the duration of the burst B 1 . Otherwise, if the correction value CV would continuously be updated within one burst B 1 , the operation would become equivalent to a high pass filtering. Because the correction value CV doesn't alter within one burst B 1 , the effect of offset compensation remains applicable even with a very small number of samples (one in the worst case) averaged.
- the burst mode receiver drawn in FIG. 2 comprises an antenna ANT, a radio frequency component RFC, an offset reducing arrangement ORA, a baseband component BBC, a display DIS and a speaker SPEAK.
- the radio frequency component RFC, the offset reducing arrangement ORA and the baseband component BBC are cascade connected between the antenna ANT and both the display DIS and the speaker SPEAK.
- the burst mode receiver receives via its antenna ANT a signal transmitted at a radio frequency of e.g. 900 MHz.
- a radio frequency e.g. 900 MHz.
- the radio frequency whereon the signal is received may differ from 900 MHz.
- the burst mode receiver in FIG. 2 is of the direct conversion type. This means that the radio frequency component RFC converts the received signal from the radio frequency band to the baseband (0 Hz) and not to an intermediate frequency band as would be the case for a burst mode receiver of the superheterodyne type.
- analogue to digital conversion and digital processing functions such as demodulation are performed in baseband and not at an intermediate frequency.
- the analogue to digital conversion is performed in the radio frequency component RFC so that the offset reducing arrangement ORA receives a digital baseband signal at its input.
- the radio frequency component RFC includes a mixer which performs the conversion from radio frequency band to baseband. Due to leakage, such a mixer transforms parasitic or unwanted signals into a baseband DC component. This so-called baseband DC-offset increases the dynamic range of the baseband signal applied to the offset reducing arrangement ORA significantly. Without offset reduction, all further digital processing in the baseband component BBC would have to be done on wide data samples, for instance 13 bit wide data samples.
- the offset reducing arrangement ORA working similarly to the one described above and drawn in FIG. 1, reduces the dynamic range of the digital baseband signal so that samples thereof can be represented with 8 bits instead of 13.
- the offset reduced samples are then applied to the baseband component BBC which performs digital processing functions such as demodulation, error correction, decoding, and so on.
- the data are processed so that dedicated parts thereof are applied to the speaker SPEAK which produces audible sounds, and to the display DIS which displays information for the user.
- the direct conversion type burst mode receiver is to be preferred instead of a terminal of the superheterodyne type since it allows a higher CMOS integration and it doesn't require the use of discrete filters.
- the DC-offset however plays an important role since this DC-offset by definition cannot be separated from the signal by filtering. This is so because the signals frequency is concentrated around DC for a baseband signal.
- a method is provided to reduce the DC-offset in baseband signals significantly, thus rendering the use of burst mode receivers of the direct conversion type even more attractive.
- the present invention may be applied once upon start-up of the transmission or may be applied separately for each incoming burst.
- the calculated correction value CV in other words may be subtracted from samples in several subsequent data bursts or may be subtracted only from samples of the burst where it is calculated from. In the latter case, a new DC-offset correction value CV is calculated for each incoming burst.
- Such a correction value CV obviously takes into account subsequent parameter changes such as thermal drift or the like. Compared to the system wherein the correction value CV is calculated only once, the latter system however requires a higher computational complexity.
- FIG. 1 and FIG. 2 Each block drawn in these figures is described above by explaining the functions it performs rather than by the electronic components it contains. From the functional description above, any person skilled in the art of designing micro-electronic components can develop detailed electronic circuitry realising these functions. For this reason, no further details with respect to the electronic components of the blocks were given.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Circuits Of Receivers In General (AREA)
- Dc Digital Transmission (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
To reduce the DC-offset in bursts (B1, B2) of a digital signal (S1), some samples of one of the digital bursts (B1) which have no predetermined value are averaged by an averager (AV) resulting in a correction value (CV). Meanwhile the samples of this digital burst (B1) are temporarily stored in a memory (MEM1). The DC-offset correction value (CV) calculated by the averager (AV) is then subtracted from the samples of the digital bursts (B1, B2). In this way, he dynamic range of the samples is reduced significantly.
Description
- The present invention relates to a method to reduce a DC-offset as defined in the preamble of
claim 1, a circuit arrangement to reduce a DC-offset as defined in the preamble of claim 2, and burst mode receiver wherein the circuit arrangement is used as defined in the preamble of claim 3. - Such a method to reduce a DC-offset and related equipment are already known in the art, e.g. from the U.S. Pat. No. 4,873,702, entitled “Method and Apparatus for DC Restoration in Digital Receivers”.
- Therein, a method is described for reducing the DC-offset in a digital signal by subtracting a correction value, the so-called offset voltage, from the samples of the digital signal. The offset voltage, as indicated in column4 of the just cited US Patent, from line 15 to line 45, is obtained via an averaging operation. In U.S. Pat. No. 4,873,702 the averaging operation is performed on a preamble signal, i.e. a signal whose samples have predetermined values. A disadvantage of the known method is that transmission of such a preamble signal implies occupancy of bandwidth on the transmission medium between transmitter and receiver. This occupied bandwidth is no longer available for transmission of data. Furthermore, the use of a preamble signal or signal with a fixed predetermined contents for DC-offset purposes requires knowledge of the contents of this preamble signal at the receiver's side. Indeed, the averaged preamble signal contains no information about the DC-offset picked up by a signal transmitted between transmitter and receiver or added to a signal by components in the receiver, for instance a mixer in a radio-receiver. The average of the preamble may differ from zero, even if no DC-offset was applied to the transmitted signal or may be zero even if there is a significant DC-offset. Another disadvantage of the known method is that the receiver has to be well-synchronised to the arrival of the preamble so that only samples of the preamble are averaged.
- An object of the present invention is to provide a method and circuit arrangement to reduce a DC-offset such as the known one, but which have no influence on bandwidth occupancy on the transmission medium between transmitter and receiver, and which do not require knowledge of the contents of a signal received and averaged by the receiver.
- According to the present invention, this object is achieved by the method defined in
claim 1, the circuit arrangement defined in claim 2, and the burst mode receiver defined in claim 3. - In this way, by averaging samples of a data burst which have no predetermined value, a correction value is obtained without transmission of a predetermined sequence of samples or preamble. Precise synchronisation between the averager and the arrival of the data bursts further is not important since any arbitrary sequence of samples of the data burst allows the receiver to calculate a correction value. This correction value is a good DC-offset estimator in any system wherein the average of the transmitted signals is zero. Its quality as DC-offset estimator is less good if the transmitted signals do not have this property.
- It is noticed that the DC-offset reducing method from U.S. Pat. No. 4,873,702 includes an additional phase, the so called second step, wherein the offset correction value is updated upon information deduced from the data sent between transmitter and receiver. In this second step, no subsequent data samples are averaged to determine how the offset correction value has to be modified. The second step hence cannot be used to determine an initial offset correction value and can therefore not be regarded as an autonomous offset reducing method. The second step described in U.S. Pat. No. 4,873,702 requires a preceding first step wherein an initial offset reducing correction value is determined. The present invention provides such a method which is advantageous over the known first step method, as explained above.
- It is also remarked that a method and circuit, similar to the one known from U.S. Pat. No. 4,873,702 is further known from the European Patent Application EP 92122006.7, entitled ‘Method and Circuit Arrangement for Offset Correction in a TDMA Radio Receiver’. The TDMA radio receiver described therein is provided with a circuit which determines a DC-offset correction value by averaging the middle 64 bits of a142 fixed bits long time interval. Although this circuit doesn't average preamble samples, a person skilled in the art will recognise that the method disclosed in EP 92122006.7 suffers the same drawbacks as that of U.S. Pat. No. 4,873,702.
- The above and other objects and features of the invention will become more apparent and the invention itself will be best understood by referring to the following description of an embodiment taken in conjunction with the accompanying drawings wherein:
- FIG. 1 represents a block scheme of an embodiment of the circuit arrangement to reduce a DC-offset according to the present invention; and
- FIG. 2 represents a block scheme of an embodiment of the burst mode receiver according to the present invention.
- The circuit arrangement drawn in FIG. 1 comprises a first memory MEM1, an averager AV, a second memory MEM2, and a subtractor SUB. The first memory MEM1 is coupled between an input line of the circuit arrangement and a first input of the subtractor SUB. An output of the first memory MEM1 further is connected to an input of the averager AV, and an output of the averager AV is coupled to a second input of the subtractor SUB via the second memory MEM2. The subtractor SUB has an output terminal which is connected to an output line of the circuit arrangement.
- Via the input line, a first digital signal SI is applied to the first memory MEM1. This first digital signal Si consists of subsequent burst B1, B2, two of which are drawn in FIG. 1. The digital samples constituting these bursts B1, B2 each contain 13 bits. The input line of the circuit arrangement in other words can be regarded as a 13-bit wide data bus. In the first memory MEM1, the samples of a single burst are temporarily stored. In FIG. 1, it is supposed that each burst, B1, B2, contains 10 samples. The first memory MEM1 thus consists of 10 memory locations each having a storage capacity of 13 bits.
- Whilst the samples of burst B1 are temporarily stored in the first memory MEM1, the averager AV calculates a DC-offset correction value CV. Thereto, the averager AV averages a number of samples of the burst B1 stored in the first memory MEM1. The so obtained DC-offset correction value CV is applied to the second memory MEM2 to be temporarily stored therein. Simultaneously, the samples of burst B1, stored in the first memory MEM1, are applied to the first input of the subtractor SUB. The subtractor SUB than subtracts the calculated DCoffset correction value CV, read from the second memory MEM2, from each sample of burst B1 and applies the result thereof to the output line of the circuit arrangement. On this output line, an offset reduced version of the first digital signal S1 appears. This offset reduced signal is referred to by S2 in FIG. 1.
- The average value CV, as well as the burst samples are applied to the subtractor SUB via 13 bit wide data busses. Since the outgoing second digital signal S2 of the circuit arrangement is offset-reduced, its dynamic range is reduced significantly. For this reason, the second output signal S2 is sourced over an 8 bit wide outgoing data bus in FIG. 1.
- It is noticed that the calculated correction value CV is stored in the second memory MEM2 and kept unchanged at least for the duration of the burst B1. Otherwise, if the correction value CV would continuously be updated within one burst B1, the operation would become equivalent to a high pass filtering. Because the correction value CV doesn't alter within one burst B1, the effect of offset compensation remains applicable even with a very small number of samples (one in the worst case) averaged.
- The burst mode receiver drawn in FIG. 2 comprises an antenna ANT, a radio frequency component RFC, an offset reducing arrangement ORA, a baseband component BBC, a display DIS and a speaker SPEAK. The radio frequency component RFC, the offset reducing arrangement ORA and the baseband component BBC are cascade connected between the antenna ANT and both the display DIS and the speaker SPEAK.
- The burst mode receiver receives via its antenna ANT a signal transmitted at a radio frequency of e.g. 900 MHz. When the burst mode receiver is not of the GSM type, but of the DECT type, the DCS type, or when the receiver is a multimode terminal, the radio frequency whereon the signal is received may differ from 900 MHz. The burst mode receiver in FIG. 2 is of the direct conversion type. This means that the radio frequency component RFC converts the received signal from the radio frequency band to the baseband (0 Hz) and not to an intermediate frequency band as would be the case for a burst mode receiver of the superheterodyne type. As a consequence, analogue to digital conversion and digital processing functions such as demodulation are performed in baseband and not at an intermediate frequency. The analogue to digital conversion is performed in the radio frequency component RFC so that the offset reducing arrangement ORA receives a digital baseband signal at its input. Typically, the radio frequency component RFC includes a mixer which performs the conversion from radio frequency band to baseband. Due to leakage, such a mixer transforms parasitic or unwanted signals into a baseband DC component. This so-called baseband DC-offset increases the dynamic range of the baseband signal applied to the offset reducing arrangement ORA significantly. Without offset reduction, all further digital processing in the baseband component BBC would have to be done on wide data samples, for
instance 13 bit wide data samples. The offset reducing arrangement ORA, working similarly to the one described above and drawn in FIG. 1, reduces the dynamic range of the digital baseband signal so that samples thereof can be represented with 8 bits instead of 13. The offset reduced samples are then applied to the baseband component BBC which performs digital processing functions such as demodulation, error correction, decoding, and so on. The data are processed so that dedicated parts thereof are applied to the speaker SPEAK which produces audible sounds, and to the display DIS which displays information for the user. - The direct conversion type burst mode receiver is to be preferred instead of a terminal of the superheterodyne type since it allows a higher CMOS integration and it doesn't require the use of discrete filters. In a burst mode receiver of the direct conversion type, the DC-offset however plays an important role since this DC-offset by definition cannot be separated from the signal by filtering. This is so because the signals frequency is concentrated around DC for a baseband signal. According to the present invention, a method is provided to reduce the DC-offset in baseband signals significantly, thus rendering the use of burst mode receivers of the direct conversion type even more attractive.
- It is to be remarked that although a burst mode radio receiver was described above, applicability of the present invention is not restricted to any particular transmission medium. It will be obvious to any person skilled in the art of telecommunications that it is of no importance for applicability of the present invention, whether the signal bursts are transmitted over a radio link, a twisted-pair copper line, a coax cable, an optical fibre or even another transmission medium.
- Another remark is that the present invention may be applied once upon start-up of the transmission or may be applied separately for each incoming burst. The calculated correction value CV in other words may be subtracted from samples in several subsequent data bursts or may be subtracted only from samples of the burst where it is calculated from. In the latter case, a new DC-offset correction value CV is calculated for each incoming burst. Such a correction value CV obviously takes into account subsequent parameter changes such as thermal drift or the like. Compared to the system wherein the correction value CV is calculated only once, the latter system however requires a higher computational complexity.
- Yet another remark is that the present invention is illustrated by the functional block schemes in FIG. 1 and FIG. 2. Each block drawn in these figures is described above by explaining the functions it performs rather than by the electronic components it contains. From the functional description above, any person skilled in the art of designing micro-electronic components can develop detailed electronic circuitry realising these functions. For this reason, no further details with respect to the electronic components of the blocks were given.
- While the principles of the invention have been described above in connection with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation on the scope of the invention, as defined in the appended claims.
Claims (3)
1. Method to reduce a DC-offset in at least one burst (B1, B2) of a first digital signal (S1) by subtracting (SUB) from samples of said at least one burst (B1, B2) a correction value (CV) obtained by an averaging operation (AV),
CHARACTERISED IN THAT said correction value (CV) is calculated by averaging at least part of samples of a burst (B1) of said first digital signal (S1), said samples not having a predetermined value.
2. Circuit arrangement to reduce a DC-offset in at least one burst (B1, B2) of a first digital signal (S1), said arrangement including
a. subtracting means (SUB), adapted to subtract from samples of said at least one burst (B1, B2) a correction value (CV);
b. averaging means (AV), adapted to determine said correction value (CV), and having an output coupled to an input of said subtracting means (SUB),
CHARACTERISED IN THAT said arrangement further includes
c. memory means (MEMI) to an input terminal of which a burst (B1) of said first digital signal (S1) is applied, and an output terminal of which is coupled to an input terminal of said averaging means (AV), said memory means (MEM1) being adapted to temporarily store said burst (B1) and to apply at least part of the samples thereof which have no predetermined value to said averaging means (AV).
3. Burst-mode receiver used to receive bursts of an analogue radio signal, said burst-mode receiver including
a. an antenna (ANT), adapted to convert said bursts of said analogue radio signal into bursts of an analogue electrical signal;
b. a radio frequency component (RFC), coupled to said antenna (ANT) and adapted to transform said bursts of an analogue electrical signal into bursts of a digital baseband signal;
c. an offset reducing arrangement (ORA), coupled to said radio frequency component (RFC) and adapted to reduce a DC-offset in at least one burst of said digital baseband signal; and
d. a baseband component (BBC), coupled to said offset reducing arrangement (ORA) and adapted to digitally process said bursts of said digital baseband signal; said offset reducing arrangement (ORA) including:
c1. subtracting means, adapted to subtract from samples of said at least one burst of said digital baseband signal a correction value; and
c2. averaging means, adapted to determine said correction value, and having an output coupled to an input of said subtracting means,
CHARACTERISED IN THAT said offset reducing arrangement (ORA) further includes:
c3. memory means to an input terminal of which a burst of said digital baseband signal is applied, and an output terminal of which is coupled to an input terminal of said averaging means, said memory means being adapted to temporarily store said burst and to apply at least part of the samples thereof which have no predetermined value to said averaging means.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97401820 | 1997-07-29 | ||
EP97401820A EP0895385A1 (en) | 1997-07-29 | 1997-07-29 | DC offset reduction for burst mode reception |
EP97401820.2 | 1997-07-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010046267A1 true US20010046267A1 (en) | 2001-11-29 |
US6353641B2 US6353641B2 (en) | 2002-03-05 |
Family
ID=8229827
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/123,008 Expired - Fee Related US6353641B2 (en) | 1997-07-29 | 1998-07-27 | Method and circuit arrangement to reduce a DC-offset |
Country Status (4)
Country | Link |
---|---|
US (1) | US6353641B2 (en) |
EP (1) | EP0895385A1 (en) |
JP (1) | JPH11150569A (en) |
CA (1) | CA2241303A1 (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9912586D0 (en) * | 1999-05-28 | 1999-07-28 | Simoco Int Ltd | Radio receivers |
JP2000349840A (en) * | 1999-06-03 | 2000-12-15 | Matsushita Electric Ind Co Ltd | Base band signal offset correction circuit, its method and fsk receiver provided with this correction circuit |
GB2355900B (en) | 1999-10-29 | 2004-03-17 | Ericsson Telefon Ab L M | Radio receiver |
US6643336B1 (en) * | 2000-04-18 | 2003-11-04 | Widcomm, Inc. | DC offset and bit timing system and method for use with a wireless transceiver |
GB2366460A (en) | 2000-08-24 | 2002-03-06 | Nokia Mobile Phones Ltd | DC compensation for a direct conversion radio receiver |
DE10063695B4 (en) * | 2000-12-20 | 2005-09-01 | Siemens Ag | Method for compensating offset values |
FR2821218B1 (en) | 2001-02-22 | 2006-06-23 | Cit Alcatel | RECEPTION DEVICE FOR A MOBILE RADIOCOMMUNICATION TERMINAL |
GB0206764D0 (en) * | 2002-03-22 | 2002-05-01 | Koninkl Philips Electronics Nv | DC offset removal in a wireless receiver |
SE526872C2 (en) | 2003-05-26 | 2005-11-15 | Infineon Technologies Wireless | Method and arrangement for removing DC offset from data symbols |
KR100532285B1 (en) | 2003-09-24 | 2005-11-29 | 삼성전자주식회사 | Apparatus for cancellating dc offset in time division duplexing mode receiver |
GB0803710D0 (en) | 2008-02-28 | 2008-04-09 | Nokia Corp | DC compensation |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2462073A1 (en) * | 1979-07-17 | 1981-02-06 | Thomson Csf | METHOD AND DEVICE FOR THE EXTRACTION OF DIGITAL DATA IN THE PRESENCE OF NOISE AND DISTORTIONS |
JP2558693B2 (en) | 1987-05-15 | 1996-11-27 | 株式会社東芝 | Wireless telephone equipment |
US5249302A (en) | 1987-10-09 | 1993-09-28 | Motorola, Inc. | Mixed-mode transceiver system |
US4873702A (en) * | 1988-10-20 | 1989-10-10 | Chiu Ran Fun | Method and apparatus for DC restoration in digital receivers |
GB2229340B (en) | 1989-03-17 | 1994-02-09 | Technophone Ltd | Radio telephone system |
US5140699A (en) * | 1990-12-24 | 1992-08-18 | American Nucleonics Corporation | Detector DC offset compensator |
JPH053472A (en) * | 1991-06-24 | 1993-01-08 | Nec Corp | Time division direction control transmission system |
DE4201194A1 (en) | 1992-01-18 | 1993-07-22 | Sel Alcatel Ag | METHOD AND CIRCUIT FOR THE OFFSET CORRECTION IN A TDMA RADIO RECEIVER |
GB2267629B (en) * | 1992-06-03 | 1995-10-25 | Fujitsu Ltd | Signal error reduction in receiving apparatus |
US5369411A (en) * | 1993-06-01 | 1994-11-29 | Westinghouse Electric Corporation | Imbalance correction of in-phase and quadrature phase return signals |
SE515750C2 (en) | 1994-01-28 | 2001-10-08 | Telia Ab | Device for telecommunication systems |
US5724653A (en) * | 1994-12-20 | 1998-03-03 | Lucent Technologies Inc. | Radio receiver with DC offset correction circuit |
JP2723818B2 (en) * | 1995-03-28 | 1998-03-09 | 静岡日本電気株式会社 | Burst signal receiver |
JP4091671B2 (en) * | 1995-08-08 | 2008-05-28 | 松下電器産業株式会社 | DC offset compensator |
US5748681A (en) * | 1995-10-27 | 1998-05-05 | Lucent Technologies Inc | Offset correction for a homodyne radio |
US5761251A (en) * | 1995-11-08 | 1998-06-02 | Philips Electronics North America Corporation | Dual automatic gain control and DC offset correction circuit for QAM demodulation |
JP2780692B2 (en) * | 1995-12-06 | 1998-07-30 | 日本電気株式会社 | CDMA receiver |
EP0786915B1 (en) | 1996-01-23 | 2004-12-29 | Kokusai Denshin Denwa Co., Ltd | Subscriber/mobile terminal identifying device |
JPH10164152A (en) * | 1996-11-29 | 1998-06-19 | General Res Of Electron Inc | Center error detecting circuit for fsk receiver |
-
1997
- 1997-07-29 EP EP97401820A patent/EP0895385A1/en not_active Withdrawn
-
1998
- 1998-07-27 US US09/123,008 patent/US6353641B2/en not_active Expired - Fee Related
- 1998-07-28 CA CA002241303A patent/CA2241303A1/en not_active Abandoned
- 1998-07-28 JP JP10213215A patent/JPH11150569A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US6353641B2 (en) | 2002-03-05 |
JPH11150569A (en) | 1999-06-02 |
CA2241303A1 (en) | 1999-01-29 |
EP0895385A1 (en) | 1999-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6757340B1 (en) | Radio receiver and method for preloading an average DC-offset into a channel filter | |
KR0154968B1 (en) | Speech communication system | |
KR100257475B1 (en) | Automatic gain control apparatus for a digital television signal receiver | |
US6353641B2 (en) | Method and circuit arrangement to reduce a DC-offset | |
US20040216166A1 (en) | Low distortion passthrough circuit arrangement for cable television set top converter terminals | |
US6088569A (en) | Method and apparatus for receiving a plurality of signals having different frequency bandwidths | |
CA2251887A1 (en) | Radio frequency noise canceller | |
US5181228A (en) | System and method for phase equalization | |
US5568202A (en) | System for echo cancellation comprising an improved ghost cancellation reference signal | |
US5450442A (en) | Digital radio telephone apparatus having an equalizer selectively employed in the apparatus | |
US6463106B1 (en) | Receiver with adaptive processing | |
JPH09284353A (en) | Receiver | |
CA2122741A1 (en) | Error Detector Circuit and Method Therefor | |
JP3622014B2 (en) | Broadcast receiver with digital signal processing | |
US5295186A (en) | Termination circuit for a two-wire transmission line | |
WO1986006567A1 (en) | Method and apparatus for adjusting a digital equalizing filter in simultaneous adaptive echo elimination and adaptive elimination of noise caused by intersymbol interference | |
AU667566B2 (en) | Extended television signal receiver | |
EP0519465A2 (en) | Satellite television broadcasting receiver | |
KR100456759B1 (en) | Radio frequency noise canceller | |
US20080267268A1 (en) | Method of Converting a Digital Bb (Baseband) Signal Into an Analog (Intermediate-Frequency) Signal | |
JP2860197B2 (en) | Digital modulator in transceiver | |
JPH04318768A (en) | Nonlinear signal processor | |
JP3419130B2 (en) | Echo canceller device | |
JP3116982B2 (en) | Automatic equalizer | |
KR19990073699A (en) | Automatic Gain Control Device of Digital Cable TV Reception System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALCATEL, FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MACQ, DAMIEN LUC FRANCOIS;GENEST, PIERRE;REEL/FRAME:009667/0061 Effective date: 19981202 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Expired due to failure to pay maintenance fee |
Effective date: 20060305 |