US20010041395A1 - Planar substrate with patterned silicon-on- insulator region and self-aligned trench - Google Patents

Planar substrate with patterned silicon-on- insulator region and self-aligned trench Download PDF

Info

Publication number
US20010041395A1
US20010041395A1 US09/874,131 US87413101A US2001041395A1 US 20010041395 A1 US20010041395 A1 US 20010041395A1 US 87413101 A US87413101 A US 87413101A US 2001041395 A1 US2001041395 A1 US 2001041395A1
Authority
US
United States
Prior art keywords
layer
mask
silicon oxide
silicon
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/874,131
Inventor
Atul Ajmera
Devendra Sadana
Dominic Schepis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/874,131 priority Critical patent/US20010041395A1/en
Publication of US20010041395A1 publication Critical patent/US20010041395A1/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26533—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically inactive species in silicon to make buried insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76267—Vertical isolation by silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76283—Lateral isolation by refilling of trenches with dielectric material

Definitions

  • the present invention relates to a process of fabricating a semiconductor device, and more particularly, to a process of forming patterned SOI layers with self-aligned trenches.
  • Silicon-on-insulator (SOI) structures comprise a buried insulating layer which electrically isolates a silicon layer from a silicon substrate.
  • the SOI structure does not always occupy the entire surface of a silicon substrate; rather, the SOI structure sometimes occupies only a portion of the silicon substrate.
  • the area assigned to the SOI structure is commonly referred to as the SOI region and the area outside the SOI structure is commonly referred to as the bulk region.
  • a semiconductor device having a bulk region and an SOI region has the advantages of excellent crystallization of the bulk region and excellent element insulation of the SOI region.
  • logic memory circuits are preferably formed in bulk element regions while high performance logic circuits are preferably formed in the SOI region. It is desirable, therefore, for a semiconductor device to have areas of SOI and bulk silicon adjacent on the same wafer.
  • ion implantation involves the implantation of high energy ions into a solid surface to form a buried layer. Because the implanted dopants are generally not in the proper lattice position and are mostly inactive, a high temperature annealing process is often used to repair crystal damage and electrically activate the dopants.
  • Implantation of oxygen into silicon is generally a preferred process for building SOI substrates.
  • the separation by implanted oxygen (SIMOX) process can be used, for example, in very large scale integration (VLSI) devices.
  • transition region a region of partial implantation, referred to as the transition region, in the semiconductor substrate.
  • the transition region forms between the area that receives the full ion implant dose and the region that was shielded from implantation, known as the mask region.
  • the mask region As a result of this partial dose, the transition region is highly defective, containing crystal defects that may propagate to other regions of the semiconductor silicon layer.
  • U.S. Pat. No. 5,740,099 issued to Tanigawa teaches building areas of SOI and bulk silicon wafers on a substrate and building different types of circuits in each area.
  • Tanigawa discusses the concept of making multiple regions of SOI and bulk, on the same wafer, using a patterned ion implant. This method is known to cause defects at all of the patterned edge regions. Tanigawa fails to address this defect region and presumably just spaces the devices so that no transistor falls within the transition defect region.
  • U.S. Pat. No. 5,612,246 issued to Ahn describes a method and structure in which standard SIMOX SOI wafers are patterned and then the silicon and buried oxide are etched down to the bulk silicon substrate. Ahn then builds devices on the bulk silicon substrate.
  • One problem with this method is that the structure is non-planar and, therefore, the levels or heights of the bulk and SOI devices are different on the wafer. Consequently, every film that is deposited and etched will leave a side wall or rail around the step between the two levels of silicon.
  • U.S. Pat. No. 5,364,800 and No. 5,548,149 both issued to Joyner, teach a technique using masking oxide of various thickness to produce a buried oxide layer of differing depths. At the extreme ends of the ranges of the mask thickness, Joyner can create thick SOI, thin SOI, or bulk silicon regions. Thus, Joyner can create a substrate with both SOI and bulk regions. Although he uses a patterned implant to form SOI and bulk regions, Joyner does not in any way address the transition region where the buried implant ends and the bulk silicon begins.
  • U.S. Pat. No. 4,889,829 issued to Kawai describes a method of making bulk and SOI regions on the same substrate.
  • Kawai builds the bulk in the original substrate and then deposits, using chemical vapor deposition or CVD, an oxide on top to form the buried oxide.
  • Silicon (polysilicon) is then deposited on top of the oxide.
  • Kawai recrystallizes the poly with a laser to form a single crystal.
  • SOI devices are then built on this layer.
  • the final structure is non-planar, as is the structure taught by Ahn, with the inherent problems of such a structure.
  • the process described by Kawai is impractical because control over recrystallization of the poly is poor.
  • U.S. Pat. No. 5,143,862 issued to Moslehi teaches SOI wafer fabrication by selective epitaxial growth.
  • Moslehi etches wide trenches, deposits a buried oxide by CVD, removes the oxide from the side walls of the trench, then uses selective epitaxial growth to grow the silicon over the oxide region.
  • Moslehi then isolates the region by forming side walls on the epitaxial mask, continues to grow the silicon to the surface, and, finally, removes the side walls and etches a trench filled with dielectric to isolate devices.
  • the method does not remove the damage regions in the transition phase. In fact, the trench does not extend past the buried oxide layer.
  • Japanese Patent No. 06334147 issued to Hitachi Ltd. teaches dividing a substrate into areas of SOI and bulk and placing different circuit types in each region to obtain specific advantages for each region. Because stacked capacitors are raised above the bulk silicon surface, SOI regions are created that are raised such that the final chip is planar with respect to all regions. It appears that the top silicon and buried oxide are removed from the SOI structure to leave bulk substrate regions for memory cells. Thus, the structure is a mixed substrate with memory on bulk and SOI for logic and an approximately planar surface.
  • U.S. Pat. No. 5,399,507 issued to Sun also describes a method and structure for forming bulk and SOI regions on a single substrate.
  • the method starts with blanket SOI (formed by SIMOX) and then etches away the silicon and buried substrate layer down to the silicon substrate.
  • the structure is similar to the structure disclosed by Ahn in that the structure has an exposed bulk silicon region at a different level than the top of the SOI region.
  • Sun goes further, however, and places a side wall on the etched opening then uses selective epitaxial growth on the silicon which is a continuation of the single crystal silicon. The epitaxial growth continues up to the surface of the SOI region so that the region is planar.
  • Sun may also use a planarizing step to ensure that the two regions are on the same plane. Sun fails either to improve the patterned implants or to remove any defect regions which may exist.
  • the patterned SOI implant taught by Sun in an alternate embodiment does not have any isolation, nor does Sun indicate that any isolation is necessary. Moreover, there is no way to self-align an isolation with the mask structure.
  • An object of the present invention is to provide a process of forming patterned SOI layers without forming a highly defective transition region.
  • the present invention provides a process for forming a planar SOI substrate comprising a patterned SOI region and a bulk region, in which the substrate is free of transitional defects.
  • the process comprises removing the transitional defects by creating a self-aligned trench adjacent the SOI region between the SOI region and the bulk region.
  • the self alignment of the trench is obtained by forming buried silicon oxide regions in a silicon substrate having a silicon oxide surface layer and a surface protective layer comprising silicon nitride or polysilicon, over the silicon oxide surface layer, by:
  • FIG. 1 shows in schematic representation an element comprised of a silicon substrate, a surface silicon oxide layer, and a surface protective layer, with the substrate having a mask layer, a protective layer, and a side wall cover layer deposited on the substrate;
  • FIG. 2 shows in schematic representation the element of FIG. 1 after the protective layer has been removed, the surface protective layer has been partially removed, and a buried oxide layer has been formed;
  • FIG. 3 shows in schematic representation the element of FIG. 2 after a portion of the surface silicon oxide layer and the buried oxide layer have been annealed
  • FIG. 4 shows in schematic representation the element of FIG. 3 after the side wall cover layer and portions of the surface silicon oxide layer and portions of the surface protective layer have been removed;
  • FIG. 5 shows in schematic representation the element of FIG. 4 following the formation of trenches
  • FIG. 6 shows in schematic representation the element of FIG. 5 after the mask layer has been removed, the trenches have been filled, and the element has been planarized.
  • the first step in implementing the process of the present invention involves obtaining a silicon substrate 10 having a surface silicon oxide layer 12 covered by a surface protective layer 14 .
  • Surface protective layer 14 is usually a layer of silicon nitride or polysilicon. The formation of such layers on the silicon substrate represent well known technology and are not critical to the present invention.
  • mask 16 there is first deposited over the surface protective layer 14 a mask 16 .
  • This mask 16 is typically deposited as a continuous layer over the surface protective layer 14 and is then patterned and etched to form individual masks delineating the eventual bulk areas in the completed element.
  • mask 16 comprises tetraethoxysilane (TEOS).
  • TEOS tetraethoxysilane
  • a silicon nitride layer can optionally be deposited on the exposed top surface of the mask 16 , forming a mask protective silicon nitride layer 19 .
  • the mask 16 has exposed side walls 17 which are next covered with a side wall cover layer 18 .
  • Side wall cover layer 18 preferably comprises silicon nitride or a composite of silicon oxide and silicon nitride. It is preferred that the side wall cover layer 18 and the mask protective layer 19 be of the same material.
  • the side wall cover layer 18 may be formed by depositing a silicon nitride or silicon oxide-silicon nitride layer to fill the space between adjacent masks 16 and then patterning and etching the deposited layer to create the side wall cover layer 18 on the side walls 17 of the mask 16 .
  • the thickness of surface silicon oxide layer 12 is from about 50 ⁇ to about 200 ⁇
  • the thickness of surface protective layer 14 is from about 500 ⁇ to about 1500 ⁇
  • the thickness of mask 16 is from about 500 ⁇ to about 5000 ⁇ .
  • Mask side wall cover layer 18 has a tapered shape with varying thickness, as shown in FIG. 2. Measuring thickness along the bottom portion of mask side wall cover layer 18 adjacent surface protective layer 14 , the thickness of mask side wall cover layer 18 is preferably from about 1,200 ⁇ to about 2,500 ⁇ when composed of silicon nitride and from about 1,000 ⁇ to about 2,500 ⁇ when composed of a silicon oxide-silicon nitride composite.
  • the next step in the process of the present invention involves removing the portion of the exposed surface protective layer 14 that does not lie under the mask 16 and the mask side wall cover layer 18 .
  • the structure which exists following this step is illustrated in FIG. 2. As shown in this figure, removal of the exposed portion of surface protective layer 14 adjacent side wall cover layer 18 exposes a portion 13 of the underlying surface silicon oxide layer 12 .
  • oxygen ions are implanted into the exposed portion 13 of surface silicon oxide layer 12 .
  • the mask 16 and the mask side wall cover layer 18 shield ion implantation into the region of surface silicon oxide layer 12 and silicon substrate 10 below mask 16 and mask side wall cover layer 18 .
  • Ion implantation is a process in which energetic, charged atoms or molecules are directly introduced into a substrate, such as a silicon substrate.
  • a substrate such as a silicon substrate.
  • about 1 ⁇ 10 18 /cm 2 oxygen ions are implanted at about 200 keV.
  • the step of ion implantation produces a transition region 20 between the area that receives the full ion dose 22 and the area that that does not receive any ion dose 24 (the portion of surface silicon oxide layer 12 and silicon substrate 10 shielded by mask layer 16 and mask side wall cover layer 18 ).
  • a buried oxide layer 26 having a top surface 25 and a bottom surface 27 , is formed within the area that received the full ion dose 22 .
  • buried oxide layer 26 and surface silicon oxide layer 12 are annealed following the step of ion implantation.
  • the step of annealing buried oxide layer 26 and surface silicon oxide layer 12 occurs after the subsequent steps, to be described below, of removing the side wall cover layer 18 and mask 16 , and removing the exposed portion 13 of the surface protective layer 14 , and before the step of filling the trench.
  • the thickness of the buried oxide layer 26 is at least about 50 ⁇ .
  • the buried oxide layer 26 is next annealed. Also following ion implantation, the surface silicon oxide layer 12 is annealed to form a thick surface silicon oxide area 12 a , as shown in FIG. 3.
  • the desired thickness of thick surface silicon oxide layer 12 a is from about 1,000 ⁇ to about 3,000 ⁇ . If, after the annealing step to form thick surface silicon oxide area 12 a , the desired thickness of thick surface silicon oxide area 12 a has not been reached, thick surface silicon oxide area 12 a can optionally be thermally oxidized with dry oxygen at a temperature of about 1000° C. to increase its thickness.
  • the annealing and optional oxidizing steps are followed by the removal of the side wall cover layer 18 , the underlying surface protective layer 14 , and the surface silicon oxide layer 12 between the mask 16 and the thick surface silicon oxide layer 12 a as shown in FIG. 4.
  • Removal of the side wall cover layer 18 and underlying surface protective layer 14 is, preferably, done by dry etching. It is in this space between the mask side walls 17 and the thick surface silicon oxide layer 18 that the trenches according to the present invention are formed.
  • FIG. 5 shows a side view of the element in which self-aligned trenches 28 have been formed.
  • the trenches 28 self-align in the transition region 20 between thick surface silicon oxide area 12 a and mask side wall 17 .
  • the trenches 28 are formed using etching techniques, and extend in the silicon substrate to at least the top surface 25 of buried oxide layer 26 . In a preferred embodiment, the trenches 28 extend to about the bottom surface 27 of buried oxide layer 26 , as illustrated in FIG. 5. Thus, the etched trenches 28 remove transition region 20 , which has not received a full ion implant.
  • the trenches 28 are etched using dry etching techniques such as reactive ion etching (RIE) or plasma enhanced etching.
  • RIE reactive ion etching
  • fill material 30 is an oxide, such as tetraethoxysilane (TEOS).
  • TEOS tetraethoxysilane
  • steps known in the art to complete regular STI (shallow trench isolation) processes can be applied.
  • steps of the process of the present invention can be used in bulk STI processes.
  • a surface silicon oxide layer 12 was deposited on a ⁇ 100> silicon substrate 10 .
  • a silicon nitride layer (surface protective layer 14 ) was then deposited on the surface silicon oxide layer 12 .
  • a 5,000 ⁇ TEOS layer was deposited on the surface protective layer 14 .
  • the TEOS layer was patterned using conventional photolithography and etched forming a TEOS mask 16 .
  • a silicon nitride layer 19 was deposited on the side walls 17 of the TEOS mask 16 and etched forming a side wall cover layer 18 .
  • the portion of the surface protective layer 14 not underlying the mask 16 and the side wall cover layer 18 was removed using photolithography and etching, exposing a portion 13 of the surface silicon oxide layer 12 .
  • a SIMOX oxygen implant was performed, implanting oxygen ions into areas not protected by the TEOS mask 16 and side wall cover layer 18 and forming a buried oxide layer 26 .
  • the buried oxide layer 26 and exposed portion 13 of the surface silicon oxide layer 12 were then annealed; annealing the exposed portion 13 of the surface silicon oxide layer 12 formed a thick surface silicon oxide area 12 a .
  • the thick surface silicon oxide area 12 a was thermally oxidized, thickening the thick surface silicon oxide area 12 a to about 2,000 ⁇ .
  • the side wall cover layer 18 was then removed by hot phosphoric etching followed by a short buffered hydrofluoric (BHF) dip to remove pad oxide from the TEOS side wall region, leaving an unprotected area between the mask 16 and the thick surface silicon oxide area 12 a.
  • BHF buffered hydrofluoric
  • a trench 28 was next etched in the transition region 20 , to a depth adjacent the bottom surface 27 of the buried silicon oxide layer 26 , aligning between the thick surface silicon oxide area 12 a and the TEOS mask 16 .
  • the mask 16 was next removed, a BHF strip was used to remove mask oxide from the trench 28 , and then a trench reoxidation was performed.
  • the trench 28 was filled with TEOS by a chemical vapor deposition (CVD) process.
  • CVD chemical vapor deposition
  • CMP chemical-mechanical polishing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Element Separation (AREA)

Abstract

A process for forming a planar silicon-on-insulator (SOI) substrate comprising a patterned SOI region and a bulk region, wherein the substrate is free of transitional defects. The process comprises removing the transitional defects by creating a self-aligned trench adjacent the SOI region between the SOI region and the bulk region.

Description

    TECHNICAL FIELD
  • The present invention relates to a process of fabricating a semiconductor device, and more particularly, to a process of forming patterned SOI layers with self-aligned trenches. [0001]
    • BACKGROUND OF THE INVENTION
  • Silicon-on-insulator (SOI) structures comprise a buried insulating layer which electrically isolates a silicon layer from a silicon substrate. The SOI structure does not always occupy the entire surface of a silicon substrate; rather, the SOI structure sometimes occupies only a portion of the silicon substrate. The area assigned to the SOI structure is commonly referred to as the SOI region and the area outside the SOI structure is commonly referred to as the bulk region. [0002]
  • A semiconductor device having a bulk region and an SOI region has the advantages of excellent crystallization of the bulk region and excellent element insulation of the SOI region. For example, logic memory circuits are preferably formed in bulk element regions while high performance logic circuits are preferably formed in the SOI region. It is desirable, therefore, for a semiconductor device to have areas of SOI and bulk silicon adjacent on the same wafer. [0003]
  • Numerous techniques have been developed to form SOI and bulk regions. One of the most manufacturable techniques is ion implantation which involves the implantation of high energy ions into a solid surface to form a buried layer. Because the implanted dopants are generally not in the proper lattice position and are mostly inactive, a high temperature annealing process is often used to repair crystal damage and electrically activate the dopants. Implantation of oxygen into silicon is generally a preferred process for building SOI substrates. The separation by implanted oxygen (SIMOX) process can be used, for example, in very large scale integration (VLSI) devices. [0004]
  • Unfortunately, masked or patterned ion implantation produces a region of partial implantation, referred to as the transition region, in the semiconductor substrate. The transition region forms between the area that receives the full ion implant dose and the region that was shielded from implantation, known as the mask region. As a result of this partial dose, the transition region is highly defective, containing crystal defects that may propagate to other regions of the semiconductor silicon layer. [0005]
  • U.S. Pat. No. 5,740,099 issued to Tanigawa teaches building areas of SOI and bulk silicon wafers on a substrate and building different types of circuits in each area. Tanigawa discusses the concept of making multiple regions of SOI and bulk, on the same wafer, using a patterned ion implant. This method is known to cause defects at all of the patterned edge regions. Tanigawa fails to address this defect region and presumably just spaces the devices so that no transistor falls within the transition defect region. [0006]
  • U.S. Pat. No. 5,612,246 issued to Ahn describes a method and structure in which standard SIMOX SOI wafers are patterned and then the silicon and buried oxide are etched down to the bulk silicon substrate. Ahn then builds devices on the bulk silicon substrate. One problem with this method is that the structure is non-planar and, therefore, the levels or heights of the bulk and SOI devices are different on the wafer. Consequently, every film that is deposited and etched will leave a side wall or rail around the step between the two levels of silicon. [0007]
  • U.S. Pat. No. 5,364,800 and No. 5,548,149, both issued to Joyner, teach a technique using masking oxide of various thickness to produce a buried oxide layer of differing depths. At the extreme ends of the ranges of the mask thickness, Joyner can create thick SOI, thin SOI, or bulk silicon regions. Thus, Joyner can create a substrate with both SOI and bulk regions. Although he uses a patterned implant to form SOI and bulk regions, Joyner does not in any way address the transition region where the buried implant ends and the bulk silicon begins. [0008]
  • U.S. Pat. No. 4,889,829 issued to Kawai describes a method of making bulk and SOI regions on the same substrate. Kawai builds the bulk in the original substrate and then deposits, using chemical vapor deposition or CVD, an oxide on top to form the buried oxide. Silicon (polysilicon) is then deposited on top of the oxide. Because high-quality devices cannot be built on polysilicon, Kawai then recrystallizes the poly with a laser to form a single crystal. SOI devices are then built on this layer. The final structure is non-planar, as is the structure taught by Ahn, with the inherent problems of such a structure. In addition, the process described by Kawai is impractical because control over recrystallization of the poly is poor. [0009]
  • U.S. Pat. No. 5,143,862 issued to Moslehi teaches SOI wafer fabrication by selective epitaxial growth. Moslehi etches wide trenches, deposits a buried oxide by CVD, removes the oxide from the side walls of the trench, then uses selective epitaxial growth to grow the silicon over the oxide region. Moslehi then isolates the region by forming side walls on the epitaxial mask, continues to grow the silicon to the surface, and, finally, removes the side walls and etches a trench filled with dielectric to isolate devices. The method does not remove the damage regions in the transition phase. In fact, the trench does not extend past the buried oxide layer. [0010]
  • Japanese Patent No. 06334147 issued to Hitachi Ltd. teaches dividing a substrate into areas of SOI and bulk and placing different circuit types in each region to obtain specific advantages for each region. Because stacked capacitors are raised above the bulk silicon surface, SOI regions are created that are raised such that the final chip is planar with respect to all regions. It appears that the top silicon and buried oxide are removed from the SOI structure to leave bulk substrate regions for memory cells. Thus, the structure is a mixed substrate with memory on bulk and SOI for logic and an approximately planar surface. [0011]
  • U.S. Pat. No. 5,399,507 issued to Sun also describes a method and structure for forming bulk and SOI regions on a single substrate. The method starts with blanket SOI (formed by SIMOX) and then etches away the silicon and buried substrate layer down to the silicon substrate. At this step of the method, the structure is similar to the structure disclosed by Ahn in that the structure has an exposed bulk silicon region at a different level than the top of the SOI region. Sun goes further, however, and places a side wall on the etched opening then uses selective epitaxial growth on the silicon which is a continuation of the single crystal silicon. The epitaxial growth continues up to the surface of the SOI region so that the region is planar. Sun may also use a planarizing step to ensure that the two regions are on the same plane. Sun fails either to improve the patterned implants or to remove any defect regions which may exist. The patterned SOI implant taught by Sun in an alternate embodiment does not have any isolation, nor does Sun indicate that any isolation is necessary. Moreover, there is no way to self-align an isolation with the mask structure. [0012]
  • The deficiencies of the ion implantation processes of building SOI substrates show that a need still exists for eliminating the highly defective transition area that receives a partial dose of ion implant. To overcome the shortcomings of ion implantation processes, a new process is provided. An object of the present invention is to provide a process of forming patterned SOI layers without forming a highly defective transition region. [0013]
    • SUMMARY OF THE INVENTION
  • To achieve these and other objects, and in view of its purposes, the present invention provides a process for forming a planar SOI substrate comprising a patterned SOI region and a bulk region, in which the substrate is free of transitional defects. The process comprises removing the transitional defects by creating a self-aligned trench adjacent the SOI region between the SOI region and the bulk region. [0014]
  • The self alignment of the trench is obtained by forming buried silicon oxide regions in a silicon substrate having a silicon oxide surface layer and a surface protective layer comprising silicon nitride or polysilicon, over the silicon oxide surface layer, by: [0015]
  • (a) forming over the surface protective layer a mask area, having a mask area top surface and side walls, to mask a portion of the substrate other than the regions of the buried silicon oxide; [0016]
  • (b) depositing a side wall cover layer selected from the group consisting essentially of silicon nitride and silicon oxide-silicon nitride composite on the mask area side walls, the side wall cover layer also extending over a portion of the surface protective layer; [0017]
  • (c) removing the surface protective layer not under the mask layer and the side wall cover layer to expose portions of the silicon oxide surface layer; [0018]
  • (d) implanting oxygen ions in the silicon substrate areas under the exposed portions of the silicon oxide surface layer to form a buried oxide layer having a top surface; [0019]
  • (e) annealing the exposed portion of the silicon oxide surface layer to form a thick surface silicon oxide area and annealing the buried oxide layer; [0020]
  • (f) removing the side wall cover layer and the surface protective layer under the side wall cover layer to expose the substrate; [0021]
  • (g) forming a trench in the exposed portion of the substrate extending between the mask side walls and the thick surface silicon oxide layer and extending in the substrate to at least the top surface of the buried oxide layer; [0022]
  • (h) removing the mask layer; and [0023]
  • (i) filling the trench with a fill material. [0024]
  • It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.[0025]
    • BRIEF DESCRIPTION OF THE DRAWING
  • The invention is best understood from the following detailed description when read in connection with the accompanying drawing. It is emphasized that, according to common practice, the various features of the drawing are not to scale. On the contrary, the dimensions of the various features are arbitrarily expanded or reduced for clarity. Included in the drawing are the following figures: [0026]
  • FIG. 1 shows in schematic representation an element comprised of a silicon substrate, a surface silicon oxide layer, and a surface protective layer, with the substrate having a mask layer, a protective layer, and a side wall cover layer deposited on the substrate; [0027]
  • FIG. 2 shows in schematic representation the element of FIG. 1 after the protective layer has been removed, the surface protective layer has been partially removed, and a buried oxide layer has been formed; [0028]
  • FIG. 3 shows in schematic representation the element of FIG. 2 after a portion of the surface silicon oxide layer and the buried oxide layer have been annealed; [0029]
  • FIG. 4 shows in schematic representation the element of FIG. 3 after the side wall cover layer and portions of the surface silicon oxide layer and portions of the surface protective layer have been removed; [0030]
  • FIG. 5 shows in schematic representation the element of FIG. 4 following the formation of trenches; and [0031]
  • FIG. 6 shows in schematic representation the element of FIG. 5 after the mask layer has been removed, the trenches have been filled, and the element has been planarized.[0032]
    • DETAILED DESCRIPTION OF THE INVENTION
  • The invention will next be illustrated with reference to the figures in which similar numbers indicate the same elements in all figures. Such figures are intended to be illustrative, rather than limiting, and are included to facilitate the explanation of the process of the present invention. [0033]
  • Beginning with FIG. 1, the first step in implementing the process of the present invention involves obtaining a [0034] silicon substrate 10 having a surface silicon oxide layer 12 covered by a surface protective layer 14. Surface protective layer 14 is usually a layer of silicon nitride or polysilicon. The formation of such layers on the silicon substrate represent well known technology and are not critical to the present invention.
  • As shown in FIG. 1, there is first deposited over the surface protective layer [0035] 14 a mask 16. This mask 16 is typically deposited as a continuous layer over the surface protective layer 14 and is then patterned and etched to form individual masks delineating the eventual bulk areas in the completed element. In a preferred embodiment, mask 16 comprises tetraethoxysilane (TEOS). A silicon nitride layer can optionally be deposited on the exposed top surface of the mask 16, forming a mask protective silicon nitride layer 19.
  • The [0036] mask 16 has exposed side walls 17 which are next covered with a side wall cover layer 18. Side wall cover layer 18 preferably comprises silicon nitride or a composite of silicon oxide and silicon nitride. It is preferred that the side wall cover layer 18 and the mask protective layer 19 be of the same material. The side wall cover layer 18 may be formed by depositing a silicon nitride or silicon oxide-silicon nitride layer to fill the space between adjacent masks 16 and then patterning and etching the deposited layer to create the side wall cover layer 18 on the side walls 17 of the mask 16.
  • In a preferred embodiment, the thickness of surface [0037] silicon oxide layer 12 is from about 50 Å to about 200 Å, the thickness of surface protective layer 14 is from about 500 Å to about 1500 Å, and the thickness of mask 16 is from about 500 Å to about 5000 Å. Mask side wall cover layer 18 has a tapered shape with varying thickness, as shown in FIG. 2. Measuring thickness along the bottom portion of mask side wall cover layer 18 adjacent surface protective layer 14, the thickness of mask side wall cover layer 18 is preferably from about 1,200 Å to about 2,500 Å when composed of silicon nitride and from about 1,000 Å to about 2,500 Å when composed of a silicon oxide-silicon nitride composite.
  • The next step in the process of the present invention involves removing the portion of the exposed surface [0038] protective layer 14 that does not lie under the mask 16 and the mask side wall cover layer 18. The structure which exists following this step is illustrated in FIG. 2. As shown in this figure, removal of the exposed portion of surface protective layer 14 adjacent side wall cover layer 18 exposes a portion 13 of the underlying surface silicon oxide layer 12.
  • Following this step, oxygen ions are implanted into the exposed [0039] portion 13 of surface silicon oxide layer 12. The mask 16 and the mask side wall cover layer 18 shield ion implantation into the region of surface silicon oxide layer 12 and silicon substrate 10 below mask 16 and mask side wall cover layer 18. Ion implantation is a process in which energetic, charged atoms or molecules are directly introduced into a substrate, such as a silicon substrate. Preferably, about 1×1018/cm2 oxygen ions are implanted at about 200 keV.
  • The step of ion implantation produces a [0040] transition region 20 between the area that receives the full ion dose 22 and the area that that does not receive any ion dose 24 (the portion of surface silicon oxide layer 12 and silicon substrate 10 shielded by mask layer 16 and mask side wall cover layer 18). A buried oxide layer 26, having a top surface 25 and a bottom surface 27, is formed within the area that received the full ion dose 22.
  • In a preferred embodiment, buried [0041] oxide layer 26 and surface silicon oxide layer 12 are annealed following the step of ion implantation. Alternatively, the step of annealing buried oxide layer 26 and surface silicon oxide layer 12 occurs after the subsequent steps, to be described below, of removing the side wall cover layer 18 and mask 16, and removing the exposed portion 13 of the surface protective layer 14, and before the step of filling the trench. In a preferred embodiment, the thickness of the buried oxide layer 26 is at least about 50 Å.
  • The buried [0042] oxide layer 26 is next annealed. Also following ion implantation, the surface silicon oxide layer 12 is annealed to form a thick surface silicon oxide area 12 a, as shown in FIG. 3. The desired thickness of thick surface silicon oxide layer 12 a is from about 1,000 Å to about 3,000 Å. If, after the annealing step to form thick surface silicon oxide area 12 a, the desired thickness of thick surface silicon oxide area 12 a has not been reached, thick surface silicon oxide area 12 a can optionally be thermally oxidized with dry oxygen at a temperature of about 1000° C. to increase its thickness.
  • The annealing and optional oxidizing steps are followed by the removal of the side [0043] wall cover layer 18, the underlying surface protective layer 14, and the surface silicon oxide layer 12 between the mask 16 and the thick surface silicon oxide layer 12 a as shown in FIG. 4. Removal of the side wall cover layer 18 and underlying surface protective layer 14 is, preferably, done by dry etching. It is in this space between the mask side walls 17 and the thick surface silicon oxide layer 18 that the trenches according to the present invention are formed.
  • FIG. 5 shows a side view of the element in which self-aligned [0044] trenches 28 have been formed. The trenches 28 self-align in the transition region 20 between thick surface silicon oxide area 12 a and mask side wall 17. The trenches 28 are formed using etching techniques, and extend in the silicon substrate to at least the top surface 25 of buried oxide layer 26. In a preferred embodiment, the trenches 28 extend to about the bottom surface 27 of buried oxide layer 26, as illustrated in FIG. 5. Thus, the etched trenches 28 remove transition region 20, which has not received a full ion implant. In a preferred embodiment, the trenches 28 are etched using dry etching techniques such as reactive ion etching (RIE) or plasma enhanced etching.
  • Once the [0045] trenches 28 have been formed, they are next filled to at least the exposed portion 34 of surface protective layer 14 with a fill material 30, and the element is planarized following removal of the mask 16, as shown in FIG. 6. In a preferred embodiment, fill material 30 is an oxide, such as tetraethoxysilane (TEOS). Following trench filling, surface 32 of the filled trench, exposed portion 13 of surface silicon oxide layer 12, and exposed portion 34 of surface protective layer 14 are planarized, using surface protective layer 14 as a stop. In a preferred embodiment, planarization is done by chemical-mechanical polishing (CMP) processing.
  • Following planarization, steps known in the art to complete regular STI (shallow trench isolation) processes can be applied. In addition, the steps of the process of the present invention can be used in bulk STI processes. [0046]
  • The following example is included to more clearly demonstrate the overall nature of the invention. This example is exemplary, not restrictive, of the invention. [0047]
    • EXAMPLE 1
  • A surface [0048] silicon oxide layer 12 was deposited on a <100> silicon substrate 10. A silicon nitride layer (surface protective layer 14) was then deposited on the surface silicon oxide layer 12. A 5,000 Å TEOS layer was deposited on the surface protective layer 14. The TEOS layer was patterned using conventional photolithography and etched forming a TEOS mask 16. A silicon nitride layer 19 was deposited on the side walls 17 of the TEOS mask 16 and etched forming a side wall cover layer 18. The portion of the surface protective layer 14 not underlying the mask 16 and the side wall cover layer 18 was removed using photolithography and etching, exposing a portion 13 of the surface silicon oxide layer 12.
  • A SIMOX oxygen implant was performed, implanting oxygen ions into areas not protected by the [0049] TEOS mask 16 and side wall cover layer 18 and forming a buried oxide layer 26. The buried oxide layer 26 and exposed portion 13 of the surface silicon oxide layer 12 were then annealed; annealing the exposed portion 13 of the surface silicon oxide layer 12 formed a thick surface silicon oxide area 12 a. Next, the thick surface silicon oxide area 12 a was thermally oxidized, thickening the thick surface silicon oxide area 12 a to about 2,000 Å. The side wall cover layer 18 was then removed by hot phosphoric etching followed by a short buffered hydrofluoric (BHF) dip to remove pad oxide from the TEOS side wall region, leaving an unprotected area between the mask 16 and the thick surface silicon oxide area 12 a.
  • A [0050] trench 28 was next etched in the transition region 20, to a depth adjacent the bottom surface 27 of the buried silicon oxide layer 26, aligning between the thick surface silicon oxide area 12 a and the TEOS mask 16. The mask 16 was next removed, a BHF strip was used to remove mask oxide from the trench 28, and then a trench reoxidation was performed. The trench 28 was filled with TEOS by a chemical vapor deposition (CVD) process. Chemical-mechanical polishing (CMP) processes were then used to planarize the final structure using the remaining nitride as an etch stop.
  • Although illustrated and described above with reference to certain specific embodiments, the present invention is nevertheless not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the spirit of the invention. [0051]

Claims (21)

What is claimed is:
1. A process for forming a planar silicon-on-insulator (SOI) substrate comprising a patterned SOI region having an oxide layer and a bulk region, wherein the substrate is free of transitional defects, the process comprising removing the transitional defects by creating a self-aligned trench adjacent the SOI region between the SOI region and the bulk region.
2. The process of
claim 1
 wherein the bulk region comprises a mask having side walls.
3. The process of
claim 2
 wherein the mask has a thickness of from about 500 Å to about 5,000 Å.
4. The process of
claim 3
 wherein the trench is formed adjacent the oxide layer of the SOI region and adjacent the mask of the bulk region.
5. The process of
claim 4
 further comprising a step of depositing side wall cover layers on the mask side walls before forming the trench.
6. The process of
claim 5
 further comprising a step of implanting oxygen ions into the SOI region, forming a buried oxide layer, wherein the mask and side wall cover layer shield ion implantation into the bulk region.
7. The process of
claim 6
 further comprising a step of removing the side wall cover layer after implanting oxygen ions and before forming the trench.
8. The process of
claim 7
 wherein the buried oxide layer has a thickness of at least about 50 Å.
9. A process for forming buried silicon oxide regions in a silicon substrate having a silicon oxide surface layer and a surface protective layer comprising silicon nitride or polysilicon, over said silicon oxide surface layer, the process comprising the steps of:
(a) forming over said surface protective layer a mask, having a top surface and side walls, to mask a portion of the substrate other than the regions of the buried silicon oxide;
(b) depositing a side wall cover layer selected from the group consisting essentially of silicon nitride and silicon oxide-silicon nitride composite on the mask side walls said side wall cover layer also extending over a portion of the surface protective layer;
(c) removing the surface protective layer not under the mask and the side wall cover layer to expose portions of the silicon oxide surface layer;
(d) implanting oxygen ions in the silicon substrate areas under the exposed portions of the silicon oxide surface layer to form a buried oxide layer having a top surface and a bottom surface;
(e) annealing the exposed portion of the silicon oxide surface layer to form a thick surface silicon oxide area and annealing the buried oxide layer;
(f) removing the side wall cover layer and the surface protective layer under the side wall cover layer to expose a portion of the substrate;
(g) forming a trench in the exposed portion of the substrate extending between the mask side walls and the thick surface silicon oxide layer and extending in said substrate to at least the top surface of the buried oxide layer;
(h) removing the mask; and
(i) filling the trench with a fill material.
10. The process of
claim 9
 wherein the step of annealing the buried oxide layer is performed after forming the trench.
11. The process of
claim 9
 wherein the mask is tetraethoxysilane.
12. The process of
claim 11
 wherein the mask is from about 500 Å to about 1,000 Å thick.
13. The process of
claim 9
 wherein a silicon nitride layer is deposited on the top surface of the mask before step (b).
14. The process of
claim 9
 wherein the surface silicon oxide layer is from about 50 Å to about 200 Å thick.
15. The process of
claim 9
 wherein the surface protective layer is from about 500 Å to about 1,500 Å thick.
16. The process of
claim 9
 wherein the side wall cover layer is from about 1,200 Å to about 2,500 Å thick.
17. The process of
claim 9
 wherein the implantation step comprises implanting about 1×1018/cm2 oxygen ions at about 200 keV.
18. The process of
claim 9
 wherein the thick surface silicon oxide area is from about 500 Å to about 3,000 Å thick.
19. The process of
claim 9
 further comprising the step of thermally oxidizing the exposed portion of the surface silicon oxide layer after step (e).
20. The process of
claim 9
 wherein the trench formed in step (g) extends to about the bottom surface of the buried oxide layer.
21. A planar silicon-on-insulator (SOI) substrate comprising a patterned SOI region and a bulk region free of transitional defects, wherein the transitional defects are removed by creating a self-aligned trench adjacent the SOI region between the SOI region and the bulk region.
US09/874,131 1999-01-08 2001-06-05 Planar substrate with patterned silicon-on- insulator region and self-aligned trench Abandoned US20010041395A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/874,131 US20010041395A1 (en) 1999-01-08 2001-06-05 Planar substrate with patterned silicon-on- insulator region and self-aligned trench

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/227,696 US6255145B1 (en) 1999-01-08 1999-01-08 Process for manufacturing patterned silicon-on-insulator layers with self-aligned trenches and resulting product
US09/874,131 US20010041395A1 (en) 1999-01-08 2001-06-05 Planar substrate with patterned silicon-on- insulator region and self-aligned trench

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/227,696 Division US6255145B1 (en) 1999-01-08 1999-01-08 Process for manufacturing patterned silicon-on-insulator layers with self-aligned trenches and resulting product

Publications (1)

Publication Number Publication Date
US20010041395A1 true US20010041395A1 (en) 2001-11-15

Family

ID=22854118

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/227,696 Expired - Fee Related US6255145B1 (en) 1999-01-08 1999-01-08 Process for manufacturing patterned silicon-on-insulator layers with self-aligned trenches and resulting product
US09/874,131 Abandoned US20010041395A1 (en) 1999-01-08 2001-06-05 Planar substrate with patterned silicon-on- insulator region and self-aligned trench

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/227,696 Expired - Fee Related US6255145B1 (en) 1999-01-08 1999-01-08 Process for manufacturing patterned silicon-on-insulator layers with self-aligned trenches and resulting product

Country Status (4)

Country Link
US (2) US6255145B1 (en)
JP (1) JP3363420B2 (en)
KR (1) KR100355776B1 (en)
TW (1) TW436969B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030082872A1 (en) * 2001-10-25 2003-05-01 Effendi Leobandung Fabricating a substantially self-aligned MOSFET
US20040144749A1 (en) * 2002-12-11 2004-07-29 Hong-Gun Kim Methods of filling gaps by deposition on materials having different deposition rates
US20100013031A1 (en) * 2008-07-15 2010-01-21 Florian Schoen MEMS Substrates, Devices, and Methods of Manufacture Thereof
US20100181603A1 (en) * 2009-01-22 2010-07-22 Honeywell International Inc. Metal semiconductor field effect transistor (mesfet) silicon-on-insulator structure having partial trench spacers

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6333532B1 (en) * 1999-07-16 2001-12-25 International Business Machines Corporation Patterned SOI regions in semiconductor chips
US6486043B1 (en) * 2000-08-31 2002-11-26 International Business Machines Corporation Method of forming dislocation filter in merged SOI and non-SOI chips
US6350653B1 (en) * 2000-10-12 2002-02-26 International Business Machines Corporation Embedded DRAM on silicon-on-insulator substrate
US6657261B2 (en) * 2001-01-09 2003-12-02 International Business Machines Corporation Ground-plane device with back oxide topography
US7872394B1 (en) 2001-12-13 2011-01-18 Joseph E Ford MEMS device with two axes comb drive actuators
JP2003203967A (en) * 2001-12-28 2003-07-18 Toshiba Corp Method for forming partial soi wafer, semiconductor device and its manufacturing method
US6828202B1 (en) 2002-10-01 2004-12-07 T-Ram, Inc. Semiconductor region self-aligned with ion implant shadowing
US7666721B2 (en) * 2006-03-15 2010-02-23 International Business Machines Corporation SOI substrates and SOI devices, and methods for forming the same
US10192779B1 (en) * 2018-03-26 2019-01-29 Globalfoundries Inc. Bulk substrates with a self-aligned buried polycrystalline layer

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2812388B2 (en) 1988-01-18 1998-10-22 富士通株式会社 Method of manufacturing SOI semiconductor device
US5143862A (en) 1990-11-29 1992-09-01 Texas Instruments Incorporated SOI wafer fabrication by selective epitaxial growth
US5364800A (en) 1993-06-24 1994-11-15 Texas Instruments Incorporated Varying the thickness of the surface silicon layer in a silicon-on-insulator substrate
JPH07176608A (en) * 1993-12-17 1995-07-14 Nec Corp Semiconductor device and fabrication thereof
US5399507A (en) 1994-06-27 1995-03-21 Motorola, Inc. Fabrication of mixed thin-film and bulk semiconductor substrate for integrated circuit applications
US5643822A (en) * 1995-01-10 1997-07-01 International Business Machines Corporation Method for forming trench-isolated FET devices
JP2806286B2 (en) 1995-02-07 1998-09-30 日本電気株式会社 Semiconductor device
KR0151053B1 (en) 1995-05-30 1998-12-01 김광호 Fabrication method of semiconductor device with soi structure
US5646053A (en) 1995-12-20 1997-07-08 International Business Machines Corporation Method and structure for front-side gettering of silicon-on-insulator substrates
US6057214A (en) * 1996-12-09 2000-05-02 Texas Instruments Incorporated Silicon-on-insulation trench isolation structure and method for forming
KR100236101B1 (en) * 1997-09-29 1999-12-15 김영환 Semiconductor device and method of manufacturing the same
US5998277A (en) * 1998-03-13 1999-12-07 Texas Instruments - Acer Incorporated Method to form global planarized shallow trench isolation
US6025267A (en) * 1998-07-15 2000-02-15 Chartered Semiconductor Manufacturing, Ltd. Silicon nitride--TEOS oxide, salicide blocking layer for deep sub-micron devices

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030082872A1 (en) * 2001-10-25 2003-05-01 Effendi Leobandung Fabricating a substantially self-aligned MOSFET
US6649460B2 (en) * 2001-10-25 2003-11-18 International Business Machines Corporation Fabricating a substantially self-aligned MOSFET
US20040144749A1 (en) * 2002-12-11 2004-07-29 Hong-Gun Kim Methods of filling gaps by deposition on materials having different deposition rates
US7358190B2 (en) * 2002-12-11 2008-04-15 Samsung Electronics Co., Ltd. Methods of filling gaps by deposition on materials having different deposition rates
US20100013031A1 (en) * 2008-07-15 2010-01-21 Florian Schoen MEMS Substrates, Devices, and Methods of Manufacture Thereof
DE102009031545B4 (en) * 2008-07-15 2013-08-14 Infineon Technologies Ag Method of making a microelectromechanical system (MEMS) device
US8703516B2 (en) 2008-07-15 2014-04-22 Infineon Technologies Ag MEMS substrates, devices, and methods of manufacture thereof
US20100181603A1 (en) * 2009-01-22 2010-07-22 Honeywell International Inc. Metal semiconductor field effect transistor (mesfet) silicon-on-insulator structure having partial trench spacers
US7939865B2 (en) 2009-01-22 2011-05-10 Honeywell International Inc. Metal semiconductor field effect transistor (MESFET) silicon-on-insulator structure having partial trench spacers

Also Published As

Publication number Publication date
KR100355776B1 (en) 2002-10-19
JP2000208746A (en) 2000-07-28
KR20000053382A (en) 2000-08-25
JP3363420B2 (en) 2003-01-08
TW436969B (en) 2001-05-28
US6255145B1 (en) 2001-07-03

Similar Documents

Publication Publication Date Title
US6214694B1 (en) Process of making densely patterned silicon-on-insulator (SOI) region on a wafer
US6228727B1 (en) Method to form shallow trench isolations with rounded corners and reduced trench oxide recess
US7394131B2 (en) STI formation in semiconductor device including SOI and bulk silicon regions
EP0407047B1 (en) Method of planarization of topologies in integrated circuit structures
US5308786A (en) Trench isolation for both large and small areas by means of silicon nodules after metal etching
US6211039B1 (en) Silicon-on-insulator islands and method for their formation
US6404014B1 (en) Planar and densely patterned silicon-on-insulator structure
US5706164A (en) Method of fabricating high density integrated circuits, containing stacked capacitor DRAM devices, using elevated trench isolation and isolation spacers
US7115463B2 (en) Patterning SOI with silicon mask to create box at different depths
US5858858A (en) Annealing methods for forming isolation trenches
JPH05102296A (en) Manufacture of shallow trench separation flattened in integrated circuit and constitution body that is fabricated therewith
US5294562A (en) Trench isolation with global planarization using flood exposure
CN101147257A (en) Method of forming recessed access device
US5374583A (en) Technology for local oxidation of silicon
US6255145B1 (en) Process for manufacturing patterned silicon-on-insulator layers with self-aligned trenches and resulting product
EP1073112A1 (en) Process for the manufacturing of a SOI wafer by oxidation of buried cavities
US6046477A (en) Dense SOI programmable logic array structure
JP4244306B2 (en) Method for fabricating patterned SOI embedded DRAM with vertical device cells and integrated circuit formed by the method
KR100251280B1 (en) Sti method
US6214657B1 (en) Semiconductor device isolation structure and fabrication method of semiconductor device using the same
US6057214A (en) Silicon-on-insulation trench isolation structure and method for forming
KR100360319B1 (en) Method of fabricating trench for soi merged logic dram
US6602759B2 (en) Shallow trench isolation for thin silicon/silicon-on-insulator substrates by utilizing polysilicon
US6559035B2 (en) Method for manufacturing an SOI wafer
US6103581A (en) Method for producing shallow trench isolation structure

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910