US20010035556A1 - Display apparatus and manufacture method thereof - Google Patents

Display apparatus and manufacture method thereof Download PDF

Info

Publication number
US20010035556A1
US20010035556A1 US09/798,348 US79834801A US2001035556A1 US 20010035556 A1 US20010035556 A1 US 20010035556A1 US 79834801 A US79834801 A US 79834801A US 2001035556 A1 US2001035556 A1 US 2001035556A1
Authority
US
United States
Prior art keywords
substrate
active devices
display apparatus
crystal
active matrix
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/798,348
Other versions
US6413838B2 (en
Inventor
Nobuyuki Itoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to SHARP KABUSHIKI KAISHA reassignment SHARP KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ITOH, NOBUYUKI
Publication of US20010035556A1 publication Critical patent/US20010035556A1/en
Application granted granted Critical
Publication of US6413838B2 publication Critical patent/US6413838B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00Materials and properties
    • G02F2202/10Materials and properties semiconductor
    • G02F2202/105Materials and properties semiconductor single crystal Si

Definitions

  • the present invention relates to a display apparatus, and more specifically, to a structure and manufacturing method of a so-called active matrix display apparatus.
  • a display apparatus as an interface between a person and a computer, has been studied with respect to various display modes, so as to satisfy a growing demand in the information technology society for higher response speeds to enable reproduction of moving pictures with high contrast and reality.
  • an active matrix mode where control is provided by placing an active device on each pixel, has been mainly used, and will be an important technique.
  • TFTs thin film transistors
  • Si is used as an impurity semiconductor material
  • EL organic electroluminescence
  • Japanese Laid-open Publication Nos. 7-22706 and 7-86691 describe an emissive display apparatus using a surface emitting laser.
  • an active matrix display apparatus includes a plurality of intersecting signal electrodes 5 and a plurality of switching devices 6 (such as TFTs) provided on a substrate 1 .
  • a class of active matrix display modes in which an electric field is applied to a medium (e.g., a liquid crystal or an organic EL light-emission layer) through an electrode coupled to each switching device 6 .
  • a medium e.g., a liquid crystal or an organic EL light-emission layer
  • the switching devices 6 themselves emit light (e.g., surface emitting laser display devices).
  • a surface emitting laser device is produced on a compound crystal substrate, e.g., GaAs.
  • the above-described transistor or surface emitting laser composed essentially of impurity semiconductor materials is usually produced from a single crystal.
  • impurity semiconductor materials e.g., Si or GaAs
  • TFTs used for liquid crystal display devices are currently produced from amorphous Si for the following reasons. Firstly, in order to produce a large-size display apparatus, it is difficult to produce a single crystal adapted to such a large size. Therefore, a large-size Si substrate is prepared by first subjecting Si to plasma-disintegration and then depositing the resultant amorphous Si on the substrate. Secondly, if the substrate is required to be transmissive, as in the case of liquid crystal displays, it is necessary to provide Si on a glass substrate.
  • amorphous Si which is currently used for liquid crystal display devices, cannot exploit the ability of a single crystal (Si) impurity semiconductor material, which have initially found application in LSIs.
  • polycrystal Si which includes fewer grain boundaries and has higher carrier mobility than amorphous Si, began to be used recently, but its performance is considerably inferior to that of single crystal Si.
  • Japanese Laid-open Publication No. 5-249496 describes a method for providing a MOS transistor produced from a single crystal Si on a transmissive substrate.
  • this method it is also essentially impossible to use this method to produce a display device larger than the original single-crystal substrate (wafer), because the size of such a substrate is predetermined. While more and more display devices having a size exceeding 20 inches are being marketed, the maximum size of Si wafers still remains unchanged at a diameter of 8 inches.
  • the current techniques cannot produce a large direct-view type display apparatus.
  • the current maximum wafer diameter is 8 inches for single-crystal wafers of Si and 5 inches for single-crystal compound wafers such as GaAs.
  • a display apparatus including at least one substrate; a plurality of signal lines provided on the at least one substrate; and a matrix arrangement of a plurality of active devices fixed on the at least one substrate, wherein each of the plurality of active devices is formed on a semi-insulative crystal.
  • the plurality of active devices are MOS transistors formed from single-crystal Si.
  • the plurality of active devices are surface emitting lasers formed from crystals of a GaAs compound.
  • a method for manufacturing a display apparatus including the steps of: producing a plurality of active devices on a semi-insulative crystal; reducing a thickness of the crystal from a lower face thereof to attain a predetermined thickness; isolating the plurality of active devices from one another; forming a plurality of holes in a second substrate adapted to a matrix arrangement in which the plurality of active devices are to be deployed on a display apparatus; placing the plurality of active devices into the plurality of holes; and after the plurality of active devices are placed into the plurality of holes, pressing the second substrate against a first substrate on which a plurality of wires are formed, thereby transferring the plurality of active devices onto the first substrate and connecting each of the plurality of wire to a corresponding one of the plurality of active devices.
  • the plurality of active devices are MOS transistors formed from single-crystal Si.
  • the plurality of active devices are surface emitting lasers formed from crystals of a GaAs compound.
  • an active matrix array of semiconductor materials such as a single-crystal Si or GaAs compound, regardless of the size of a substrate.
  • an active matrix array substrate of high-performance transistors of single-crystal Si and an auto-emission active matrix display apparatus having a large-size substrate is possible.
  • the invention described herein makes possible the advantage of providing a production method for a large display apparatus, including active devices having significantly higher performance than those of conventional amorphous or polycrystal active devices.
  • FIGS. 1A, 1B, 1 C, 1 D, 1 E, 1 F, 1 G, 1 H, and 1 I illustrate a flow of steps of one embodiment for producing a display apparatus according to the present invention.
  • FIG. 2 is a perspective view showing wiring provided on an active matrix substrate.
  • FIG. 3 is a perspective view showing a display apparatus according to one embodiment of the present invention.
  • FIG. 4 shows a perspective view of a display apparatus of another embodiment of the present invention.
  • a display apparatus is an active matrix display apparatus having a plurality of active devices provided on a substrate.
  • a process for producing a large-size active matrix array is begun by depositing an amorphous semi-insulative layer, which has been once plasma-disintegrated, on a substrate. Then, by using a photomask which is adapted to each individual array structure and arrangement, a semiconductor process is carried out which involves, e.g., resist pattern formation, etching, carrier injection, etc.
  • a small-size active matrix array (i.e., an active matrix array which is equal to or smaller than a single-crystal wafer size) can be obtained by directly processing a wafer. For example, by using a photomask which is adapted to each individual array structure and arrangement, a wafer is subjected to a semiconductor process involving resist pattern formation, etching, carrier injection, and the like. Thus, a small-size active matrix array which is equal to or smaller than a single-crystal wafer can be produced.
  • a multitude of active devices are formed on a single-crystal wafer through usual LSI processes. Thereafter, the active devices on the wafer are processed into a thin-film configuration, isolated, and then placed on a lower substrate so as to correspond to a given array arrangement.
  • a large-size substrate i.e., a substrate which is equal to or larger than the wafer size
  • the active matrix structure is composed essentially of a single crystal of an impurity semiconductor material.
  • FIGS. 1A, 1B, 1 C, 1 D, 1 E, 1 F, 1 G, 1 H, and 1 I are cross-sectional views showing an active matrix array substrate according to an example of the present invention, following a flow of steps for producing the active matrix array substrate.
  • FIG. 1A shows a single-crystal substrate (wafer) 7 composed essentially of an Si or GaAs compound.
  • switching devices 8 e.g., transistors composed of an impurity semiconductor material, surface emitting lasers, or the like
  • FIG. 1B The circuit patterns of the respective switching devices 8 are formed by using a photomask which is adapted to the desired active matrix structure.
  • the thickness of the wafer 7 is reduced from its lower face, via a lapping or polishing technique, so as to attain a predetermined thickness (FIG. 1C).
  • the switching devices 8 are isolated, i.e., divided into discrete chips having a predetermined size and shape. It should be noted that a blade dicing technique typically employed in LSI processes is not able to provide sufficient resolution (i.e., the resultant chips would not be small enough). Therefore, it is preferable to employ a photoresist 9 to protect the switching devices 8 as shown in FIG. 1D, and etch the wafer 7 after the thickness thereof has been reduced. The steps of FIGS. 1C and 1D may be performed in the reverse order. Thus, as shown in FIG. 1E, a plurality of isolated chips 10 can be produced, each carrying an isolated switching device 8 .
  • holes 12 for receiving the switching devices 8 are formed in a second substrate 11 , the pattern of the holes being adapted to an array arrangement of the active matrix substrate to be finally produced (FIG. 1F).
  • the material for the substrate 11 may be glass, a metal, or a flexible material, such as a plastic, an acrylic resin and so on.
  • the holes 12 may be formed by providing a photoresist pattern and performing etching; alternatively, a laser processing technique may be used.
  • FIG. 1G shows how the switching devices 8 are placed in the holes 12 .
  • the size and depth of the holes 12 are predetermined so that the single-crystal substrate (wafer) 7 will always be above the switching device 8 (i.e., so that the substrate 7 faces away from the second substrate 11 ).
  • the switching device 8 i.e., so that the substrate 7 faces away from the second substrate 11 .
  • merely shaking a number of switching devices 8 on the second substrate 11 for a certain period of time allows the isolated chips 10 to “fall” into each corresponding hole 12 .
  • a substrate 1 is the substrate for composing a display device thereupon.
  • the substrate 1 may be made of glass, a metal, or a flexible material, such as a plastic or a polymer.
  • a plurality of wires 5 are formed on the substrate 1 so as to intersect one another.
  • the substrate 1 is opposed in alignment to the second substrate 11 , on which the isolated chips 10 are attached, in such a manner as to realize a desired active matrix array arrangement (FIG. 1H). Then, the aligned substrate 1 and the second substrate 11 are pressed together (FIG. 1I).
  • FIG. 1I shows the active matrix substrate 1 in which the wiring 5 and the switching devices 8 are interconnected.
  • Plasma-cleaning the surfaces of both substrates before applying pressure facilitates atomic bonding, which enhances the interconnection between the wires 5 and the switching devices 8 .
  • the above-described manufacturing method allows a TFT active matrix array substrate of high-performance transistors of single-crystal Si (FIG. 3) to be produced, which has been impossible for a large-size substrate.
  • FIG. 4 illustrates a wiring method for surface emitting lasers.
  • the structure shown in FIG. 4 is the same as that shown in FIG. 3 in that lower electrodes 5 are previously provided on a substrate 1 .
  • upper electrodes 15 are produced at the end of the manufacturing process.
  • a MOS transistor was produced using a single-crystal Si wafer 7 (3 inches). A circuit was designed so that each transistor was sized 10 ⁇ m ⁇ 10 ⁇ m. The transistors were deployed on the wafer surface so that a maximum number of transistors could be accommodated on the wafer surface. As a result, about 650,000 transistors were produced.
  • the thickness of the wafer 7 was reduced from its lower face, via a lapping and polishing technique, to attain a thickness of 5 ⁇ m. Then, as shown in FIG. 1D, a photoresist 9 was applied so as to cover each of the transistors 8 . Thereafter, the thinned wafer 7 was partly etched with an aqueous solution of hydrofluric acid to isolate the transistors 8 from one another. After removing the photoresist 9 , about 650,000 transistors were cut out from the wafer 7 .
  • a negative-type photoresist pattern which is adapted to the TFT arrangement of a TFT display having 700 ⁇ 900 pixels, is formed on a glass substrate 11 (300 mm ⁇ 370 mm). Then, a timed etching was performed using an aqueous solution of hydrofluric acid, whereby a number of holes 12 adapted to the desired TFT arrangement were formed, as shown in FIG. 1F. It was ensured that each hole 12 was smaller than the Si substrate of each transistor 8 (i.e., the cut wafer 7 as shown in FIG. 1E). The transistors (as show in FIG. 1E) were placed on the glass substrate 11 , and the substrate 11 was gently shaken. Such shaking allowed the transistors 8 to naturally fall into the holes 12 formed in the substrate 11 , with the Si substrate 7 situated above the transistors 8 , as was confirmed through microscopic observation.
  • Another glass substrate 1 having the same size as that of the above glass substrate 11 (i.e., 300 mm ⁇ 370 mm), was prepared, on which only the wiring (e.g., Ta) for a TFT display of 700 ⁇ 900 pixels was provided.
  • the wiring e.g., Ta
  • Transparent electrode (ITO) pixels (not shown) were formed so as to be in electrical contact with the transistors 8 . Then, the substrate 1 was attached to a counter substrate (not shown), and a liquid crystal material was injected into the space between the substrate 1 and the counter substrate. Thus, a liquid crystal panel was produced. When this liquid crystal panel was driven by an active matrix method, no defects were observed, thus demonstrating that there is no problem in the operation of the active matrix display apparatus incorporating the single-crystal Si transistors produced according to the present invention.
  • a display apparatus was produced as follows.
  • Embodiment 2 of the present invention was produced in the manner described in Embodiment 1. However, SiMOS transistors were combined with an organic EL luminant in Embodiment 2, while Embodiment 1 featured SiMOS transistors in combination with a liquid crystal material.
  • wiring 5 was formed on one face of the substrate 1 .
  • transparent electrode ITO pixels (not shown) were formed, so as to be in contact with the transistors 6 .
  • organic EL layer (not shown) was formed.
  • another set of wires 15 (FIG. 4), intersecting the wires 5 at right angles, was formed.
  • a display apparatus was produced as follows.
  • Embodiment 3 of the present invention was produced in the manner as described in Embodiment 1. However, a surface emitting laser using a GaAs wafer was provided in Embodiment 3 while a MOS transistor using a single-crystal Si wafer was produced in Embodiment 1.
  • wiring 5 was formed on one face of a substrate 1 .
  • another wiring 15 intersecting the lasers 6 at right angles was formed.
  • the present invention makes it possible to produce a large-size display apparatus which includes active devices having considerably higher performance than those of conventional amorphous or polycrystal active devices (e.g., single-crystal Si transistors or compound semiconductor light-emitting lasers).
  • active devices having considerably higher performance than those of conventional amorphous or polycrystal active devices (e.g., single-crystal Si transistors or compound semiconductor light-emitting lasers).

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)
  • Electroluminescent Light Sources (AREA)
  • Semiconductor Lasers (AREA)

Abstract

A display apparatus includes at least one substrate; a plurality of signal lines provided on the at least one substrate; and a matrix arrangement of a plurality of active devices fixed on the at least one substrate, wherein each of the plurality of active devices is formed on a semi-insulative crystal.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a display apparatus, and more specifically, to a structure and manufacturing method of a so-called active matrix display apparatus. [0002]
  • 2. Description of the Related Art [0003]
  • A display apparatus, as an interface between a person and a computer, has been studied with respect to various display modes, so as to satisfy a growing demand in the information technology society for higher response speeds to enable reproduction of moving pictures with high contrast and reality. [0004]
  • Among other conventional display modes, an active matrix mode, where control is provided by placing an active device on each pixel, has been mainly used, and will be an important technique. [0005]
  • An active matrix mode using thin film transistors (hereinafter referred to as (“TFTs”), in which Si is used as an impurity semiconductor material, is an especially important technique not only for liquid crystal display devices but also for other display devices such as organic electroluminescence (hereinafter referred to as “EL”) devices. [0006]
  • Furthermore, Japanese Laid-open Publication Nos. 7-22706 and 7-86691 describe an emissive display apparatus using a surface emitting laser. [0007]
  • As shown in FIG. 3, an active matrix display apparatus includes a plurality of intersecting [0008] signal electrodes 5 and a plurality of switching devices 6 (such as TFTs) provided on a substrate 1.
  • There is a class of active matrix display modes in which an electric field is applied to a medium (e.g., a liquid crystal or an organic EL light-emission layer) through an electrode coupled to each [0009] switching device 6. In another class of active matrix display modes, the switching devices 6 themselves emit light (e.g., surface emitting laser display devices). A surface emitting laser device is produced on a compound crystal substrate, e.g., GaAs.
  • The above-described transistor or surface emitting laser composed essentially of impurity semiconductor materials (e.g., Si or GaAs) is usually produced from a single crystal. However, TFTs used for liquid crystal display devices are currently produced from amorphous Si for the following reasons. Firstly, in order to produce a large-size display apparatus, it is difficult to produce a single crystal adapted to such a large size. Therefore, a large-size Si substrate is prepared by first subjecting Si to plasma-disintegration and then depositing the resultant amorphous Si on the substrate. Secondly, if the substrate is required to be transmissive, as in the case of liquid crystal displays, it is necessary to provide Si on a glass substrate. [0010]
  • Since the amorphous state is occupied by countless grain boundaries which would not appear in a single crystal state, movement of carriers is inhibited, thereby considerably reducing carrier mobility. Thus, amorphous Si, which is currently used for liquid crystal display devices, cannot exploit the ability of a single crystal (Si) impurity semiconductor material, which have initially found application in LSIs. Moreover, polycrystal Si, which includes fewer grain boundaries and has higher carrier mobility than amorphous Si, began to be used recently, but its performance is considerably inferior to that of single crystal Si. [0011]
  • For a small-size substrate, it is within current practice to produce an active matrix array of impurity semiconductor devices directly on a single crystal, such as Si or GaAs (see Japanese Laid-open Publication Nos. 7-22706 and 7-86691). However, as described in Japanese Laid-open Publication No. 7-22706, such a small-sized substrate can only be used, for example, as a part of a projector-type expansion display apparatus. It is difficult to use the techniques described in Japanese Laid-open Publication No. 7-22706 to produce a direct-view type large display apparatus. [0012]
  • Japanese Laid-open Publication No. 5-249496 describes a method for providing a MOS transistor produced from a single crystal Si on a transmissive substrate. However, it is also essentially impossible to use this method to produce a display device larger than the original single-crystal substrate (wafer), because the size of such a substrate is predetermined. While more and more display devices having a size exceeding 20 inches are being marketed, the maximum size of Si wafers still remains unchanged at a diameter of 8 inches. [0013]
  • Producing an active matrix array of impurity semiconductors, such as single-crystal Si or GaAs compounds, which is independent from substrate size can provide a display apparatus having much higher performance and reliability than is currently possible. [0014]
  • However, due to the above-described problems concerning the size of single-crystal substrates, such as Si or GaAs, the current techniques cannot produce a large direct-view type display apparatus. The current maximum wafer diameter is 8 inches for single-crystal wafers of Si and 5 inches for single-crystal compound wafers such as GaAs. Thus, it is essentially impossible with the current techniques to produce a large display device having a size of 30 inches or more, e.g., HDTV devices. [0015]
  • SUMMARY OF THE INVENTION
  • According to one aspect of the invention, there is provided a display apparatus including at least one substrate; a plurality of signal lines provided on the at least one substrate; and a matrix arrangement of a plurality of active devices fixed on the at least one substrate, wherein each of the plurality of active devices is formed on a semi-insulative crystal. [0016]
  • In one embodiment of the invention, the plurality of active devices are MOS transistors formed from single-crystal Si. [0017]
  • In another embodiment of the invention, the plurality of active devices are surface emitting lasers formed from crystals of a GaAs compound. [0018]
  • According to another aspect of the invention, there is provided a method for manufacturing a display apparatus, including the steps of: producing a plurality of active devices on a semi-insulative crystal; reducing a thickness of the crystal from a lower face thereof to attain a predetermined thickness; isolating the plurality of active devices from one another; forming a plurality of holes in a second substrate adapted to a matrix arrangement in which the plurality of active devices are to be deployed on a display apparatus; placing the plurality of active devices into the plurality of holes; and after the plurality of active devices are placed into the plurality of holes, pressing the second substrate against a first substrate on which a plurality of wires are formed, thereby transferring the plurality of active devices onto the first substrate and connecting each of the plurality of wire to a corresponding one of the plurality of active devices. [0019]
  • In one embodiment of the invention, the plurality of active devices are MOS transistors formed from single-crystal Si. [0020]
  • In another embodiment of the invention, the plurality of active devices are surface emitting lasers formed from crystals of a GaAs compound. [0021]
  • According to the present invention, it is possible to produce an active matrix array of semiconductor materials, such as a single-crystal Si or GaAs compound, regardless of the size of a substrate. Thus, it is possible to produce a TFT active matrix array substrate of high-performance transistors of single-crystal Si and an auto-emission active matrix display apparatus having a large-size substrate. [0022]
  • Thus, the invention described herein makes possible the advantage of providing a production method for a large display apparatus, including active devices having significantly higher performance than those of conventional amorphous or polycrystal active devices. [0023]
  • This and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed description with reference to the accompanying figures.[0024]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A, 1B, [0025] 1C, 1D, 1E, 1F, 1G, 1H, and 1I illustrate a flow of steps of one embodiment for producing a display apparatus according to the present invention.
  • FIG. 2 is a perspective view showing wiring provided on an active matrix substrate. [0026]
  • FIG. 3 is a perspective view showing a display apparatus according to one embodiment of the present invention. [0027]
  • FIG. 4 shows a perspective view of a display apparatus of another embodiment of the present invention.[0028]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • A display apparatus according to the present invention is an active matrix display apparatus having a plurality of active devices provided on a substrate. [0029]
  • Conventionally, a process for producing a large-size active matrix array is begun by depositing an amorphous semi-insulative layer, which has been once plasma-disintegrated, on a substrate. Then, by using a photomask which is adapted to each individual array structure and arrangement, a semiconductor process is carried out which involves, e.g., resist pattern formation, etching, carrier injection, etc. [0030]
  • On the other hand, a small-size active matrix array (i.e., an active matrix array which is equal to or smaller than a single-crystal wafer size) can be obtained by directly processing a wafer. For example, by using a photomask which is adapted to each individual array structure and arrangement, a wafer is subjected to a semiconductor process involving resist pattern formation, etching, carrier injection, and the like. Thus, a small-size active matrix array which is equal to or smaller than a single-crystal wafer can be produced. [0031]
  • According to the present invention, a multitude of active devices are formed on a single-crystal wafer through usual LSI processes. Thereafter, the active devices on the wafer are processed into a thin-film configuration, isolated, and then placed on a lower substrate so as to correspond to a given array arrangement. Thus, according to the present invention, it is possible to form an active matrix structure on a large-size substrate (i.e., a substrate which is equal to or larger than the wafer size), where the active matrix structure is composed essentially of a single crystal of an impurity semiconductor material. [0032]
  • FIGS. 1A, 1B, [0033] 1C, 1D, 1E, 1F, 1G, 1H, and 1I are cross-sectional views showing an active matrix array substrate according to an example of the present invention, following a flow of steps for producing the active matrix array substrate.
  • FIG. 1A shows a single-crystal substrate (wafer) [0034] 7 composed essentially of an Si or GaAs compound. On the wafer 7, switching devices 8 (e.g., transistors composed of an impurity semiconductor material, surface emitting lasers, or the like) are formed by processes, such as forming an insulation layer, pattern etching, carrier injection, etc. (FIG. 1B). The circuit patterns of the respective switching devices 8 are formed by using a photomask which is adapted to the desired active matrix structure.
  • Next, the thickness of the wafer [0035] 7 is reduced from its lower face, via a lapping or polishing technique, so as to attain a predetermined thickness (FIG. 1C). As shown in FIGS. 1D to 1E, the switching devices 8 are isolated, i.e., divided into discrete chips having a predetermined size and shape. It should be noted that a blade dicing technique typically employed in LSI processes is not able to provide sufficient resolution (i.e., the resultant chips would not be small enough). Therefore, it is preferable to employ a photoresist 9 to protect the switching devices 8 as shown in FIG. 1D, and etch the wafer 7 after the thickness thereof has been reduced. The steps of FIGS. 1C and 1D may be performed in the reverse order. Thus, as shown in FIG. 1E, a plurality of isolated chips 10 can be produced, each carrying an isolated switching device 8.
  • Next, holes [0036] 12 for receiving the switching devices 8 are formed in a second substrate 11, the pattern of the holes being adapted to an array arrangement of the active matrix substrate to be finally produced (FIG. 1F). The material for the substrate 11 may be glass, a metal, or a flexible material, such as a plastic, an acrylic resin and so on. The holes 12 may be formed by providing a photoresist pattern and performing etching; alternatively, a laser processing technique may be used.
  • FIG. 1G shows how the [0037] switching devices 8 are placed in the holes 12. The size and depth of the holes 12 are predetermined so that the single-crystal substrate (wafer) 7 will always be above the switching device 8 (i.e., so that the substrate 7 faces away from the second substrate 11). Thus, merely shaking a number of switching devices 8 on the second substrate 11 for a certain period of time allows the isolated chips 10 to “fall” into each corresponding hole 12.
  • In FIG. 1H, a substrate [0038] 1 is the substrate for composing a display device thereupon. The substrate 1 may be made of glass, a metal, or a flexible material, such as a plastic or a polymer. As shown in FIG. 2, a plurality of wires 5 are formed on the substrate 1 so as to intersect one another. The substrate 1 is opposed in alignment to the second substrate 11, on which the isolated chips 10 are attached, in such a manner as to realize a desired active matrix array arrangement (FIG. 1H). Then, the aligned substrate 1 and the second substrate 11 are pressed together (FIG. 1I). FIG. 1I shows the active matrix substrate 1 in which the wiring 5 and the switching devices 8 are interconnected.
  • Plasma-cleaning the surfaces of both substrates before applying pressure facilitates atomic bonding, which enhances the interconnection between the [0039] wires 5 and the switching devices 8.
  • The above-described manufacturing method allows a TFT active matrix array substrate of high-performance transistors of single-crystal Si (FIG. 3) to be produced, which has been impossible for a large-size substrate. [0040]
  • The above-described manufacturing method also allows surface emitting lasers to be produced using, for example, GaAs compound crystal materials. Thus, an auto-emission type active matrix display apparatus having a large-size substrate can be produced. FIG. 4 illustrates a wiring method for surface emitting lasers. The structure shown in FIG. 4 is the same as that shown in FIG. 3 in that [0041] lower electrodes 5 are previously provided on a substrate 1. However, upper electrodes 15 are produced at the end of the manufacturing process.
  • Hereinafter, the present invention will be described with reference to the following embodiments. It is noted that the present invention is not limited to such embodiments. [0042]
  • (Embodiment 1) [0043]
  • A MOS transistor was produced using a single-crystal Si wafer [0044] 7 (3 inches). A circuit was designed so that each transistor was sized 10 μm×10 μm. The transistors were deployed on the wafer surface so that a maximum number of transistors could be accommodated on the wafer surface. As a result, about 650,000 transistors were produced.
  • The thickness of the wafer [0045] 7 was reduced from its lower face, via a lapping and polishing technique, to attain a thickness of 5 μm. Then, as shown in FIG. 1D, a photoresist 9 was applied so as to cover each of the transistors 8. Thereafter, the thinned wafer 7 was partly etched with an aqueous solution of hydrofluric acid to isolate the transistors 8 from one another. After removing the photoresist 9, about 650,000 transistors were cut out from the wafer 7.
  • A negative-type photoresist pattern, which is adapted to the TFT arrangement of a TFT display having 700×900 pixels, is formed on a glass substrate [0046] 11 (300 mm×370 mm). Then, a timed etching was performed using an aqueous solution of hydrofluric acid, whereby a number of holes 12 adapted to the desired TFT arrangement were formed, as shown in FIG. 1F. It was ensured that each hole 12 was smaller than the Si substrate of each transistor 8 (i.e., the cut wafer 7 as shown in FIG. 1E). The transistors (as show in FIG. 1E) were placed on the glass substrate 11, and the substrate 11 was gently shaken. Such shaking allowed the transistors 8 to naturally fall into the holes 12 formed in the substrate 11, with the Si substrate 7 situated above the transistors 8, as was confirmed through microscopic observation.
  • Another glass substrate [0047] 1, having the same size as that of the above glass substrate 11 (i.e., 300 mm×370 mm), was prepared, on which only the wiring (e.g., Ta) for a TFT display of 700×900 pixels was provided.
  • The wiring side and transistor side of each of these two [0048] substrates 1 and 11 thus produced were plasma-cleaned. Immediately after the plasma-cleaning, both substrates were aligned, and then pressed together. Thereafter, the substrate 11 was removed from the substrate 1. Thus, the substrate 1 carrying the wiring 5 interconnected with the transistors 8 thereon was obtained, as shown in FIG. 1I.
  • Transparent electrode (ITO) pixels (not shown) were formed so as to be in electrical contact with the [0049] transistors 8. Then, the substrate 1 was attached to a counter substrate (not shown), and a liquid crystal material was injected into the space between the substrate 1 and the counter substrate. Thus, a liquid crystal panel was produced. When this liquid crystal panel was driven by an active matrix method, no defects were observed, thus demonstrating that there is no problem in the operation of the active matrix display apparatus incorporating the single-crystal Si transistors produced according to the present invention.
  • (Embodiment 2) [0050]
  • As a second embodiment of the present invention, a display apparatus was produced as follows. [0051]
  • The display apparatus according to Embodiment 2 of the present invention was produced in the manner described in Embodiment 1. However, SiMOS transistors were combined with an organic EL luminant in Embodiment 2, while Embodiment 1 featured SiMOS transistors in combination with a liquid crystal material. [0052]
  • Firstly, [0053] wiring 5 was formed on one face of the substrate 1. Next, after placing the SiMOS transistors 6 on the substrate 1, transparent electrode ITO pixels (not shown) were formed, so as to be in contact with the transistors 6. Then, an organic EL layer (not shown) was formed. Finally, another set of wires 15 (FIG. 4), intersecting the wires 5 at right angles, was formed.
  • The operation of the active matrix display provided a display with no defects. This demonstrates that there is no problem in the operation of the active matrix organic EL display apparatus of the single-crystal Si transistors produced according to the present invention. [0054]
  • (Embodiment 3) [0055]
  • As a third embodiment of the present invention, a display apparatus was produced as follows. [0056]
  • The display apparatus according to Embodiment 3 of the present invention was produced in the manner as described in Embodiment 1. However, a surface emitting laser using a GaAs wafer was provided in Embodiment 3 while a MOS transistor using a single-crystal Si wafer was produced in Embodiment 1. [0057]
  • Firstly, as shown in FIG. 4, [0058] wiring 5 was formed on one face of a substrate 1. Next, after placing the surface emitting lasers 6 on the substrate 1, another wiring 15 intersecting the lasers 6 at right angles was formed.
  • Thereafter, the operation of the active matrix display provided a display with no defects. This demonstrates that there was no problem in the operation of the active matrix display apparatus of the surface emitting lasers produced according to the present invention. [0059]
  • Specific embodiments of the present invention have been described heretofore; however, it is noted that the present invention is not limited to such embodiments. [0060]
  • The present invention makes it possible to produce a large-size display apparatus which includes active devices having considerably higher performance than those of conventional amorphous or polycrystal active devices (e.g., single-crystal Si transistors or compound semiconductor light-emitting lasers). [0061]
  • Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed. [0062]

Claims (6)

What is claimed is:
1. A display apparatus, comprising:
at least one substrate;
a plurality of signal lines provided on the at least one substrate; and
a matrix arrangement of a plurality of active devices fixed on the at least one substrate,
wherein each of the plurality of active devices is formed on a semi-insulative crystal.
2. A display apparatus according to
claim 1
, wherein the plurality of active devices are MOS transistors formed from single-crystal Si.
3. A display apparatus according to
claim 1
, wherein the plurality of active devices are surface emitting lasers formed from crystals of a GaAs compound.
4. A method for manufacturing a display apparatus, comprising the steps of:
producing a plurality of active devices on a semi-insulative crystal;
reducing a thickness of the crystal from a lower face thereof to attain a predetermined thickness;
isolating the plurality of active devices from one another;
forming a plurality of holes in a second substrate adapted to a matrix arrangement in which the plurality of active devices are to be deployed on a display apparatus;
placing the plurality of active devices into the plurality of holes; and
after the plurality of active devices are placed into the plurality of holes, pressing the second substrate against a first substrate on which a plurality of wires are formed, thereby transferring the plurality of active devices onto the first substrate and connecting each of the plurality of wires to a corresponding one of the plurality of active devices.
5. A method according to
claim 4
, wherein the plurality of active devices are MOS transistors formed from single-crystal Si.
6. A method according to
claim 4
, wherein the plurality of active devices are surface emitting lasers formed from crystals of a GaAs compound.
US09/798,348 2000-03-03 2001-03-02 Manufacturing method of display device Expired - Fee Related US6413838B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000-059675 2000-03-03
JP2000059675A JP2001249626A (en) 2000-03-03 2000-03-03 Display device and method of manufacturing display device

Publications (2)

Publication Number Publication Date
US20010035556A1 true US20010035556A1 (en) 2001-11-01
US6413838B2 US6413838B2 (en) 2002-07-02

Family

ID=18580093

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/798,348 Expired - Fee Related US6413838B2 (en) 2000-03-03 2001-03-02 Manufacturing method of display device

Country Status (2)

Country Link
US (1) US6413838B2 (en)
JP (1) JP2001249626A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003105113A1 (en) * 2002-06-10 2003-12-18 セイコーエプソン株式会社 Electro-optical device manufacturing method, electro-optical device manufactured by the manufacturing method, and electronic device
US20080293175A1 (en) * 2006-03-10 2008-11-27 Matsushita Electric Industrial Co., Ltd. Method for mounting anisotropically-shaped members

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4360015B2 (en) * 2000-03-17 2009-11-11 セイコーエプソン株式会社 Method for manufacturing organic EL display, method for arranging semiconductor element, method for manufacturing semiconductor device
US6723576B2 (en) * 2000-06-30 2004-04-20 Seiko Epson Corporation Disposing method for semiconductor elements
JP4649745B2 (en) * 2001-02-01 2011-03-16 ソニー株式会社 Light-emitting element transfer method
JP4982926B2 (en) * 2001-05-17 2012-07-25 ソニー株式会社 Element arrangement method
JP2002365614A (en) * 2001-06-04 2002-12-18 Nec Kagoshima Ltd Manufacturing method for liquid crystal display device
US6709953B2 (en) * 2002-01-31 2004-03-23 Infineon Technologies Ag Method of applying a bottom surface protective coating to a wafer, and wafer dicing method
JP2004140267A (en) 2002-10-18 2004-05-13 Semiconductor Energy Lab Co Ltd Semiconductor device and fabrication method thereof
KR100484109B1 (en) * 2002-12-14 2005-04-18 삼성에스디아이 주식회사 Method for making substrate and method for making Organic electro luminescence display device using the same,Organic electro luminescence display device
US6960794B2 (en) * 2002-12-31 2005-11-01 Matrix Semiconductor, Inc. Formation of thin channels for TFT devices to ensure low variability of threshold voltages
JP4595326B2 (en) * 2004-01-09 2010-12-08 ソニー株式会社 Microrod transistor manufacturing method, circuit board manufacturing method, and electronic application device manufacturing method
JP4781082B2 (en) * 2005-10-24 2011-09-28 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7999454B2 (en) * 2008-08-14 2011-08-16 Global Oled Technology Llc OLED device with embedded chip driving
DE102012109460B4 (en) * 2012-10-04 2024-03-07 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Method for producing a light-emitting diode display and light-emitting diode display

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05249497A (en) 1992-03-05 1993-09-28 Sharp Corp Substrate for liquid crystal display and its production
JPH05249496A (en) 1992-03-05 1993-09-28 Sharp Corp Substrate for liquid crystal display and its production
JP3477744B2 (en) 1993-06-23 2003-12-10 ソニー株式会社 Light emitting device, stereoscopic visual device using the same, visual method thereof, and driving method thereof
DE69420791T2 (en) * 1993-07-13 2000-03-23 Sony Corp., Tokio/Tokyo Active matrix thin film semiconductor device for display panel and method of manufacture
JPH0786691A (en) 1993-09-14 1995-03-31 Sony Corp Light emitting device
US5827757A (en) * 1996-07-16 1998-10-27 Direct Radiography Corp. Fabrication of large area x-ray image capturing element
JP3525316B2 (en) * 1996-11-12 2004-05-10 株式会社半導体エネルギー研究所 Active matrix display

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003105113A1 (en) * 2002-06-10 2003-12-18 セイコーエプソン株式会社 Electro-optical device manufacturing method, electro-optical device manufactured by the manufacturing method, and electronic device
US7242441B2 (en) 2002-06-10 2007-07-10 Seiko Epson Corporation Method for manufacturing electro-optical device, and electro-optical device and electronic device manufactured with this manufacturing method
US20080293175A1 (en) * 2006-03-10 2008-11-27 Matsushita Electric Industrial Co., Ltd. Method for mounting anisotropically-shaped members
US7528004B2 (en) 2006-03-10 2009-05-05 Panasonic Corporation Method for mounting anisotropically-shaped members

Also Published As

Publication number Publication date
US6413838B2 (en) 2002-07-02
JP2001249626A (en) 2001-09-14

Similar Documents

Publication Publication Date Title
US6413838B2 (en) Manufacturing method of display device
US6414783B2 (en) Method of transferring semiconductors
US5736768A (en) Single crystal silicon arrayed devices for display panels
US5362671A (en) Method of fabricating single crystal silicon arrayed devices for display panels
KR100275828B1 (en) Single crystal silicon on quartz
US7274413B1 (en) Flexible video display apparatus and method
US5258325A (en) Method for manufacturing a semiconductor device using a circuit transfer film
US5702963A (en) Method of forming high density electronic circuit modules
US5258320A (en) Single crystal silicon arrayed devices for display panels
US6143582A (en) High density electronic circuit modules
US6555408B1 (en) Methods for transferring elements from a template to a substrate
US6627953B1 (en) High density electronic circuit modules
CN110556455A (en) Method for manufacturing display module using LED
US20100133546A1 (en) System and Method for Manufacturing Thick and Thin Film Devices Using a Donee Layer Cleaved From a Crystalline Donor
JP2866730B2 (en) Method of forming semiconductor circuit
US6391137B1 (en) Method for producing display device
KR100538678B1 (en) Semiconductor device production method and semiconductor device
TW200923871A (en) Integrated display module
KR100493381B1 (en) Liquid crystal display panel
TWI751672B (en) Micro led display device and manufacturing method thereof
CN116134632A (en) Image display device and method for manufacturing image display device
JP2002124554A (en) Manufacturing method of thin-film transistor array
CN111969003A (en) Micro light emitting diode display device and manufacturing method thereof
KR100306043B1 (en) VLSI-grade crystalline semiconductor substrate manufacturing method
CN210897243U (en) Display panel

Legal Events

Date Code Title Description
AS Assignment

Owner name: SHARP KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ITOH, NOBUYUKI;REEL/FRAME:011906/0628

Effective date: 20010525

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20140702