US20010032989A1 - Dram cell formed on an insulating layer having a vertical channel and a manufacturing method thereof - Google Patents
Dram cell formed on an insulating layer having a vertical channel and a manufacturing method thereof Download PDFInfo
- Publication number
- US20010032989A1 US20010032989A1 US09/233,734 US23373499A US2001032989A1 US 20010032989 A1 US20010032989 A1 US 20010032989A1 US 23373499 A US23373499 A US 23373499A US 2001032989 A1 US2001032989 A1 US 2001032989A1
- Authority
- US
- United States
- Prior art keywords
- vertical channel
- forming
- recited
- junction region
- side surfaces
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title description 8
- 238000003860 storage Methods 0.000 claims abstract description 28
- 239000004065 semiconductor Substances 0.000 claims abstract description 25
- 239000003990 capacitor Substances 0.000 claims abstract description 19
- 239000012212 insulator Substances 0.000 claims abstract description 7
- 239000011159 matrix material Substances 0.000 claims abstract description 7
- 238000000034 method Methods 0.000 claims description 24
- 238000009413 insulation Methods 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 10
- 238000002955 isolation Methods 0.000 claims description 6
- 230000002093 peripheral effect Effects 0.000 claims description 5
- 238000005498 polishing Methods 0.000 claims description 4
- 239000002184 metal Substances 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 239000000758 substrate Substances 0.000 claims description 3
- 238000007521 mechanical polishing technique Methods 0.000 claims 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 7
- 229920005591 polysilicon Polymers 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000005468 ion implantation Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/33—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor extending under the transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
Definitions
- the present invention relates to a dynamic random access memory (hereinafter, abbreviated as DRAM) cell structure of a one-structure of a transistor and capacitor type and a manufacturing method thereof; and, more specifically, to a DRAM cell structure and a manufacturing method thereof which are capable of effectively reducing a cell area and simplifying the fabrication process with an sufficient cell capacitance to thereby obtain a highly integrated DRAM and the reliability thereof.
- DRAM dynamic random access memory
- a conventional dynamic random access memory there are provided a plurality of memory cells arranged in a matrix array.
- Each of the memory cell includes a transistor and a capacitor.
- a cell structure of the DRAM device has a tendency to adopt a three-dimensional from rather than a planner form.
- the structure of the device utilizes the capacitor which is formed deep in the trench below the transistor. Therefore, the effective capacitance of the memory cell can be easily increased with increasing depth of the trench within a limited cell area, resulting a highly integrated DRAM.
- the above structure has problems such that, since a recessed oxide isolation and a drain region of cell are formed around an upper porion of a trench, a recessed oxide isolation requires a specified distance between neighboring drain regions, thus limiting an achievable minimum gap distance between cells. Further, if a short gap between cells is selected, a punch-through phenomenon between the drain regions may occur, thus resulting in a memory failure or information error.
- U.S. Pat. No. 5,001,526 issued on Mar. 19, 1991, to Hiroshi Gotou which includes memory cells formed on an insulating layer, each memory cell having a buried semiconductor pillar structure.
- the lower portion of the semiconductor pillar is used as a storage electrode of a capacitor and the upper porion thereof is used as active regions of a transistor.
- the cell plate of the capacitor is formed around side surfaces of the lower portion of the semiconductor pillar, together with dielectric film therebwteen.
- the cell structure may successfully solves the above gap distance problem between cells, it is substantially difficult to obtain the effective capacitance of the memory cell because the lower portion of the charge storage electrode is directly coupled to the insulating layer and a polysilicon formed around the side surfaces thereof merely functions as the cell plate of the capacitor. It is, therefore, difficult to obtain a sufficient degree of reliability.
- the pillar structure is formed by employing a complex epitaxial growth, it should be needed that a further simplified fabrication process is subjected to form DRAM cell structure having an effectively reduced cell area and an sufficient cell capacitance to thereby obtain a highly integrated DRAM.
- a method for preparing a semiconductor device having a plurality of memory cells in a matrix array, wherein each memory cell has a transistor and a capacitor and the transistor includes a vertical channel which comprises the steps of: (a) forming a plurality of first junction regions on a first semiconductor wafer, each first junction region surrounded by a isolation layer; (b) forming a plurality of cylindrical charge storage electrodes, each cylindrical charge storage electrode containing side surfaces, an upper portion and a lower porion, and the upper portion of the cylindrical charge storage electrode coupled to a corresponding first junction region; (c) forming a dielectric layer over the side surfaces and lower surface of each of the cylindrical charge storage electrode; (d) forming a plate electrode surrounding an entire surface of the dielectric layer for said each cylindrical charge storage electrode; (e) forming a first insulation layer on the plate electrode by making a surface of the plate electrode flat; (f) bounding a second semiconductor wafer to the first insulation layer whereby the steps of: (a) forming a plurality of first junction regions on
- a semiconductor memory device prepared by a method recited in claim 1 and having a plurality of memory cells arranged in a matrix array, wherein each memory cell has a transistor and a capacitor and the transistor includes a vertical channel, said each memory cell comprising: a first junction region surrounded by the field oxide layer; a vertical channel including side surfaces, an upper portion and a lower portion, the lower portion of the vertical channel coupled to the first junction region; a second junction region coupled to the upper potion of the vertical channel; a gate electrode surrounding the side surfaces of the vertical channel and including a gate insulator located between the gate electrode and the side surfaces of the vertical channel; a charge storage electrode containing side surfaces, an upper portion and lower portion, the upper potion of the charge storage electrode coupled to the first junction region; a dielectric layer formed on the lower porion and the side surfaces of the charge storage electrode; and a plate electrode entirely surrounding the dielectric layer.
- FIGS. 1A to 1 E are illustrate cross-sectional views of DRAM cell structure fabricated by employing successive steps of a method in accordance with the present invention structure.
- the DRAM i.e, a semiconductor memory device has a plurality of memory cells in a matrix array, wherein each memory cell includes a transistor, e.g., a MOS transistor and a cell capacitor.
- the MOS transistor contains a vertical channel.
- a field oxide layers e.g., an isolation layer 2
- a silicon wafer 1 is formed on a silicon wafer 1 in order to isolate each memory cell from others.
- a plurality of sources for MOS transistors are formed in each region 3 by employing an ion implantation, wherein each region 3 is surrounded by the field oxide layer 2 and serves to actuate corresponding cell capacitor.
- a polysilicon layer is then deposited on the surface of the wafer including the field oxide layer, and the source regions and a photo resistor pattern for defining charge storage electrodes are deposited thereon.
- each charge storage electrode 4 has, e.g., a cylindrical shape including side surfaces, an upper portion and a lower potion, as shown in FIG. 1C, and is formed on the corresponding source region 3 to thereby couple the upper portion thereof to the corresponding source region 3 .
- a dielectric layer 5 for each charge storage electrode is then formed over a corresponding charge storage electrode 4 to thereby surround the side surfaces; and the lower portion thereof and a polysilicon layer 6 are then deposited over the entire surface of an resultant structure to thereby form a common plate electrode 6 for the cell capacitor.
- the surface of the polysilicon layer for the plate electrode 6 is made flat by using a chemical mechanical polishing(CMP) and a field oxide layer, e.g., an insulation layer 7 is deposited over the flattened surface thereof. And then another silicon wafer 8 is bonded over the field oxide layer 7 through the use of a known silicon-on-insulator (SOI) technique.
- SOI silicon-on-insulator
- the bounded structure is turned over so that the silicon wafer 8 is located at the bottom portion to thereby support the resultant structure from the above process. And then a surface portion of the silicon wafer 1 newly located at the top portion is removed by using the chemical mechanical polishing so that the silicon wafer has a thickness of about 0.1 um to 1.0 um.
- each of the vertical channels 1 a has a cylindrical shape having side surfaces, an upper portion and a lower portion, and the lower portion thereof is located on the corresponding source region 3 , and a gate oxide 9 is formed over each of the vertical channel regions 1 a.
- a polysilicon layer is formed over the surface of the resultant structure from the above process and a gate electrode 10 for each vertical channel region 1 a is formed by using an anisotropic etching, wherein each gate electrode and oxide surround the side surfaces corresponding vertical channel 1 a .
- anisotropic etching a portions of the polysilicon layer, which is located on the surface of an active region 1 b , is not removed by means of a photo register pattern whereby a vertical channel type gate electrode 10 a is formed thereon.
- the active region 1 b and the gate electrode 10 a are constituting of a transistor for a peripheral circuitry.
- a drain region 11 and junction regions 11 a are formed on each of the vertical channels 1 a and the active region 1 b , respectively, by employing the ion implantation.
- An insulation layer, i.e., oxide layer 12 is then formed over the surface of the resultant structure from the above process and is selectively removed by using a photolithography and etching so that the drain regions and the junction region for the peripheral circuitry is exposed.
- a metal layer is deposited over the surface of the resultant structure from the above process and is selectively etched to thereby form a number of bit lines 13 and electrodes 13 a .
- Each of the bit line 13 is coupled to the surface of drain regions arranged in a line and the electrodes 13 a for the peripheral circuitry are located on the junction regions 11 a.
- the plate electrode for the cell capacitor effectively surrounds not only the side surface but also lower surface of each charge storage electrode therefor to sufficiently increase the capacitance thereof, thereby obtaining the reliable operation of the DRAM. Furthermore, a cell area is effectively reduced and the fabrication process is simplified with an sufficient cell capacitance to thereby easily obtain a highly integrated DRAM cell structure.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
- The present invention relates to a dynamic random access memory (hereinafter, abbreviated as DRAM) cell structure of a one-structure of a transistor and capacitor type and a manufacturing method thereof; and, more specifically, to a DRAM cell structure and a manufacturing method thereof which are capable of effectively reducing a cell area and simplifying the fabrication process with an sufficient cell capacitance to thereby obtain a highly integrated DRAM and the reliability thereof.
- In a conventional dynamic random access memory, there are provided a plurality of memory cells arranged in a matrix array. Each of the memory cell includes a transistor and a capacitor. With increasing the capacity of memory, a cell structure of the DRAM device has a tendency to adopt a three-dimensional from rather than a planner form.
- In order to increase the capacity of the memory by reducing a cell area, various devices and methods have been developed. For example, one of those devices is disclosed in an article by W. F. Richardson et al., “A Trench Transistor Cross Point DRAM Cell”,IEDM 85 (1985 IEEE International Electron Device Meeting), IEDM Tech. Dig. 1985, pp 714-717, which has one-transistor and a capacitor formed vertically in a deep trench. The capacitor is composed of a charge storage electrode and a surrounding substrate portion thereof. A dielectric film is sandwiched therebetween. The substrate portion surrounding the lower portion of the trench is used as the common capacitor electrode for all cells and is called a plate. The structure of the device utilizes the capacitor which is formed deep in the trench below the transistor. Therefore, the effective capacitance of the memory cell can be easily increased with increasing depth of the trench within a limited cell area, resulting a highly integrated DRAM. However, the above structure has problems such that, since a recessed oxide isolation and a drain region of cell are formed around an upper porion of a trench, a recessed oxide isolation requires a specified distance between neighboring drain regions, thus limiting an achievable minimum gap distance between cells. Further, if a short gap between cells is selected, a punch-through phenomenon between the drain regions may occur, thus resulting in a memory failure or information error.
- Another improved structure for a DRAM is disclosed in U.S. Pat. No. 5,001,526 issued on Mar. 19, 1991, to Hiroshi Gotou, which includes memory cells formed on an insulating layer, each memory cell having a buried semiconductor pillar structure. The lower portion of the semiconductor pillar is used as a storage electrode of a capacitor and the upper porion thereof is used as active regions of a transistor. Specifically, the cell plate of the capacitor is formed around side surfaces of the lower portion of the semiconductor pillar, together with dielectric film therebwteen.
- However, although the cell structure may successfully solves the above gap distance problem between cells, it is substantially difficult to obtain the effective capacitance of the memory cell because the lower portion of the charge storage electrode is directly coupled to the insulating layer and a polysilicon formed around the side surfaces thereof merely functions as the cell plate of the capacitor. It is, therefore, difficult to obtain a sufficient degree of reliability. Furthermore, since the pillar structure is formed by employing a complex epitaxial growth, it should be needed that a further simplified fabrication process is subjected to form DRAM cell structure having an effectively reduced cell area and an sufficient cell capacitance to thereby obtain a highly integrated DRAM.
- It is, therefore, a primary object of the invention to provide a DRAM cell structure and a manufacturing method thereof which are capable of effectively reducing a cell area and simplifying the fabrication process with an sufficient cell capacitance to thereby obtain a highly integrated DRAM and its reliability.
- In accordance with one aspect of the present invention, there is provided a method for preparing a semiconductor device having a plurality of memory cells in a matrix array, wherein each memory cell has a transistor and a capacitor and the transistor includes a vertical channel, which comprises the steps of: (a) forming a plurality of first junction regions on a first semiconductor wafer, each first junction region surrounded by a isolation layer; (b) forming a plurality of cylindrical charge storage electrodes, each cylindrical charge storage electrode containing side surfaces, an upper portion and a lower porion, and the upper portion of the cylindrical charge storage electrode coupled to a corresponding first junction region; (c) forming a dielectric layer over the side surfaces and lower surface of each of the cylindrical charge storage electrode; (d) forming a plate electrode surrounding an entire surface of the dielectric layer for said each cylindrical charge storage electrode; (e) forming a first insulation layer on the plate electrode by making a surface of the plate electrode flat; (f) bounding a second semiconductor wafer to the first insulation layer whereby the first semiconductor is supported by the second semiconductor; (g) forming a plurality of vertical channels by polishing and selectively etching the first semiconductor wafer having a predetermined thickness, each vertical channel coupled to the corresponding first junction region; (h) forming a gate electrode surrounding said each vertical channel, wherein the gate electrode has a gate insulator located between the gate electrode and said each vertical channel; (i) forming a second junction region on a upper surface of said each vertical channel; (j) forming a number of bit line by forming and selectively etching a second insulation layer on a resultant structure from the above steps and by forming and selectively etching a metal layer over the etched second insulation layer, each bit line coupled to a predetermined number of the second junction regions arranged on a line.
- In accordance with another aspect of the present invention, there is provided a semiconductor memory device prepared by a method recited in
claim 1 and having a plurality of memory cells arranged in a matrix array, wherein each memory cell has a transistor and a capacitor and the transistor includes a vertical channel, said each memory cell comprising: a first junction region surrounded by the field oxide layer; a vertical channel including side surfaces, an upper portion and a lower portion, the lower portion of the vertical channel coupled to the first junction region; a second junction region coupled to the upper potion of the vertical channel; a gate electrode surrounding the side surfaces of the vertical channel and including a gate insulator located between the gate electrode and the side surfaces of the vertical channel; a charge storage electrode containing side surfaces, an upper portion and lower portion, the upper potion of the charge storage electrode coupled to the first junction region; a dielectric layer formed on the lower porion and the side surfaces of the charge storage electrode; and a plate electrode entirely surrounding the dielectric layer. - The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawing, in which:
- FIGS. 1A to1E are illustrate cross-sectional views of DRAM cell structure fabricated by employing successive steps of a method in accordance with the present invention structure.
- Referring to FIGS. 1A to1E, there are shown successive steps of a method, in accordance with the present invention, for fabricating the dynamic random access memory (hereinafter, referred as DRAM) cell structure. The DRAM, i.e, a semiconductor memory device has a plurality of memory cells in a matrix array, wherein each memory cell includes a transistor, e.g., a MOS transistor and a cell capacitor. Specifically, the MOS transistor contains a vertical channel.
- As shown in FIG. 1A, a field oxide layers, e.g., an
isolation layer 2, is formed on asilicon wafer 1 in order to isolate each memory cell from others. Thereafter, a plurality of sources for MOS transistors are formed in eachregion 3 by employing an ion implantation, wherein eachregion 3 is surrounded by thefield oxide layer 2 and serves to actuate corresponding cell capacitor. A polysilicon layer is then deposited on the surface of the wafer including the field oxide layer, and the source regions and a photo resistor pattern for defining charge storage electrodes are deposited thereon. The polysilicon layer is then selectively etched by using the photoresistor pattern as an etching mask to thereby form a plurality ofcharge storage electrodes 4 for the cell capacitors, wherein eachcharge storage electrode 4 has, e.g., a cylindrical shape including side surfaces, an upper portion and a lower potion, as shown in FIG. 1C, and is formed on thecorresponding source region 3 to thereby couple the upper portion thereof to thecorresponding source region 3. Adielectric layer 5 for each charge storage electrode is then formed over a correspondingcharge storage electrode 4 to thereby surround the side surfaces; and the lower portion thereof and apolysilicon layer 6 are then deposited over the entire surface of an resultant structure to thereby form acommon plate electrode 6 for the cell capacitor. - Next, as shown in FIG. 1B, the surface of the polysilicon layer for the
plate electrode 6 is made flat by using a chemical mechanical polishing(CMP) and a field oxide layer, e.g., aninsulation layer 7 is deposited over the flattened surface thereof. And then anothersilicon wafer 8 is bonded over thefield oxide layer 7 through the use of a known silicon-on-insulator (SOI) technique. Thesilicon wafer 8 serves to protect a hole structure from certain physical forces. - Subsequently, as shown in FIG. 1C, the bounded structure is turned over so that the
silicon wafer 8 is located at the bottom portion to thereby support the resultant structure from the above process. And then a surface portion of thesilicon wafer 1 newly located at the top portion is removed by using the chemical mechanical polishing so that the silicon wafer has a thickness of about 0.1 um to 1.0 um. The polished silicon wafer is then selectively etched whereby a plurality ofvertical channel regions 1 a for the MOS transistors are formed, wherein each of thevertical channels 1 a has a cylindrical shape having side surfaces, an upper portion and a lower portion, and the lower portion thereof is located on thecorresponding source region 3, and agate oxide 9 is formed over each of thevertical channel regions 1 a. - Next, as shown in FIG. 1D, a polysilicon layer is formed over the surface of the resultant structure from the above process and a
gate electrode 10 for eachvertical channel region 1 a is formed by using an anisotropic etching, wherein each gate electrode and oxide surround the side surfaces correspondingvertical channel 1 a. In the anisotropic etching process, a portions of the polysilicon layer, which is located on the surface of anactive region 1 b, is not removed by means of a photo register pattern whereby a vertical channeltype gate electrode 10 a is formed thereon. Theactive region 1 b and thegate electrode 10 a are constituting of a transistor for a peripheral circuitry. - Subsequently, as shown in FIG. 1E, a
drain region 11 andjunction regions 11 a are formed on each of thevertical channels 1 a and theactive region 1 b, respectively, by employing the ion implantation. An insulation layer, i.e.,oxide layer 12 is then formed over the surface of the resultant structure from the above process and is selectively removed by using a photolithography and etching so that the drain regions and the junction region for the peripheral circuitry is exposed. And then a metal layer is deposited over the surface of the resultant structure from the above process and is selectively etched to thereby form a number ofbit lines 13 andelectrodes 13 a. Each of thebit line 13 is coupled to the surface of drain regions arranged in a line and theelectrodes 13 a for the peripheral circuitry are located on thejunction regions 11 a. - As demonstrated above, by using the inventive method, it is readily appreciated that the plate electrode for the cell capacitor effectively surrounds not only the side surface but also lower surface of each charge storage electrode therefor to sufficiently increase the capacitance thereof, thereby obtaining the reliable operation of the DRAM. Furthermore, a cell area is effectively reduced and the fabrication process is simplified with an sufficient cell capacitance to thereby easily obtain a highly integrated DRAM cell structure.
- While the present invention has been shown and described with reference to the particular embodiments, it will be apparent to those skilled in the art that many changes and modifications may be made without departing from the spirit and scope of the invention as defined in the appended claims.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/233,734 US6329239B2 (en) | 1996-10-22 | 1999-01-15 | Dram cell formed on an insulating layer having a vertical channel and a manufacturing method thereof |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960047513A KR100209212B1 (en) | 1996-10-22 | 1996-10-22 | Semiconductor device and manufacture thereof |
KR96-47513 | 1996-10-22 | ||
KR1996-47513 | 1996-10-22 | ||
US08/955,157 US5888864A (en) | 1996-10-22 | 1997-10-21 | Manufacturing method of DRAM Cell formed on an insulating layer having a vertical channel |
US09/233,734 US6329239B2 (en) | 1996-10-22 | 1999-01-15 | Dram cell formed on an insulating layer having a vertical channel and a manufacturing method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/955,157 Division US5888864A (en) | 1996-10-22 | 1997-10-21 | Manufacturing method of DRAM Cell formed on an insulating layer having a vertical channel |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010032989A1 true US20010032989A1 (en) | 2001-10-25 |
US6329239B2 US6329239B2 (en) | 2001-12-11 |
Family
ID=19478453
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/955,157 Expired - Lifetime US5888864A (en) | 1996-10-22 | 1997-10-21 | Manufacturing method of DRAM Cell formed on an insulating layer having a vertical channel |
US09/233,734 Expired - Fee Related US6329239B2 (en) | 1996-10-22 | 1999-01-15 | Dram cell formed on an insulating layer having a vertical channel and a manufacturing method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/955,157 Expired - Lifetime US5888864A (en) | 1996-10-22 | 1997-10-21 | Manufacturing method of DRAM Cell formed on an insulating layer having a vertical channel |
Country Status (7)
Country | Link |
---|---|
US (2) | US5888864A (en) |
JP (1) | JP3017144B2 (en) |
KR (1) | KR100209212B1 (en) |
CN (1) | CN1099714C (en) |
DE (1) | DE19746448B4 (en) |
GB (1) | GB2318909B (en) |
TW (1) | TW338182B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090108341A1 (en) * | 2007-10-31 | 2009-04-30 | Hynix Semiconductor, Inc. | Semiconductor device and method of fabricating the same |
US8883596B2 (en) | 2012-05-10 | 2014-11-11 | Samsung Electronics Co., Ltd. | Semiconductor device with vertical channel transistor and method of fabricating the same |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100209212B1 (en) * | 1996-10-22 | 1999-07-15 | 김영환 | Semiconductor device and manufacture thereof |
KR100268419B1 (en) * | 1998-08-14 | 2000-10-16 | 윤종용 | A high integrated semiconductor memory device and method fabricating the same |
DE19943760C1 (en) * | 1999-09-13 | 2001-02-01 | Infineon Technologies Ag | DRAM cell arrangement comprises a substrate with a recess containing a storage node of a capacitor |
US6566177B1 (en) | 1999-10-25 | 2003-05-20 | International Business Machines Corporation | Silicon-on-insulator vertical array device trench capacitor DRAM |
US6426252B1 (en) | 1999-10-25 | 2002-07-30 | International Business Machines Corporation | Silicon-on-insulator vertical array DRAM cell with self-aligned buried strap |
US6472702B1 (en) * | 2000-02-01 | 2002-10-29 | Winbond Electronics Corporation | Deep trench DRAM with SOI and STI |
US20050269727A1 (en) * | 2001-02-15 | 2005-12-08 | Integral Technologies, Inc. | Low cost vehicle air intake and exhaust handling devices manufactured from conductive loaded resin-based materials |
US6468880B1 (en) * | 2001-03-15 | 2002-10-22 | Chartered Semiconductor Manufacturing Ltd. | Method for fabricating complementary silicon on insulator devices using wafer bonding |
DE10125967C1 (en) * | 2001-05-29 | 2002-07-11 | Infineon Technologies Ag | DRAM cell arrangement used for a semiconductor storage device comprises a matrix arrangement of storage cells stacked over each other as layers, and a capacitor connected to the MOS transistor |
JP2003031686A (en) * | 2001-07-16 | 2003-01-31 | Sony Corp | Semiconductor storage device and its manufacturing method |
JP2003133437A (en) * | 2001-10-24 | 2003-05-09 | Hitachi Ltd | Semiconductor device and manufacturing method thereof |
US6737316B2 (en) * | 2001-10-30 | 2004-05-18 | Promos Technologies Inc. | Method of forming a deep trench DRAM cell |
DE10227605A1 (en) * | 2002-06-20 | 2004-01-15 | Infineon Technologies Ag | Layer system and production process especially for drams uses a substrate with two opposite processed surfaces and attaches a second substrate to one of these |
KR100486253B1 (en) * | 2002-08-12 | 2005-05-03 | 삼성전자주식회사 | Manufacturing method for vertical transistor |
US7288809B1 (en) | 2003-12-16 | 2007-10-30 | Spansion Llc | Flash memory with buried bit lines |
US7473596B2 (en) | 2003-12-19 | 2009-01-06 | Micron Technology, Inc. | Methods of forming memory cells |
CN1307710C (en) * | 2004-03-26 | 2007-03-28 | 力晶半导体股份有限公司 | Method for producing flash memory storing unit |
US7115934B2 (en) * | 2004-03-26 | 2006-10-03 | International Business Machines Corporation | Method and structure for enhancing trench capacitance |
US7129129B2 (en) * | 2004-03-29 | 2006-10-31 | International Business Machines Corporation | Vertical device with optimal trench shape |
WO2007027169A2 (en) * | 2005-08-30 | 2007-03-08 | University Of South Florida | Method of manufacturing silicon topological capacitors |
US7132324B2 (en) * | 2004-12-09 | 2006-11-07 | International Business Machines Corporation | SOI device with different crystallographic orientations |
KR100800469B1 (en) | 2005-10-05 | 2008-02-01 | 삼성전자주식회사 | Circuitry device comprising vertical transistors with buried bit lines and manufacturing method for the same |
KR100791070B1 (en) * | 2006-06-01 | 2008-01-02 | 삼성전자주식회사 | Semiconductor memory deice |
JP5112201B2 (en) * | 2008-07-11 | 2013-01-09 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US9837432B2 (en) * | 2015-09-09 | 2017-12-05 | Toshiba Memory Corporation | Semiconductor memory device |
CN113241347B (en) * | 2021-07-13 | 2021-10-15 | 芯盟科技有限公司 | Semiconductor structure and method for forming semiconductor structure |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4830978A (en) * | 1987-03-16 | 1989-05-16 | Texas Instruments Incorporated | Dram cell and method |
JPH01125858A (en) * | 1987-11-10 | 1989-05-18 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
US5004705A (en) * | 1989-01-06 | 1991-04-02 | Unitrode Corporation | Inverted epitaxial process |
JP3146316B2 (en) * | 1991-05-17 | 2001-03-12 | 日本テキサス・インスツルメンツ株式会社 | Semiconductor device and manufacturing method thereof |
JPH0529573A (en) * | 1991-07-24 | 1993-02-05 | Mitsubishi Electric Corp | Semiconductor storage device and manufacture thereof |
KR0123751B1 (en) * | 1993-10-07 | 1997-11-25 | 김광호 | Semiconductor device and the fabricating method thereof |
US5389559A (en) * | 1993-12-02 | 1995-02-14 | International Business Machines Corporation | Method of forming integrated interconnect for very high density DRAMs |
KR960016773B1 (en) * | 1994-03-28 | 1996-12-20 | Samsung Electronics Co Ltd | Buried bit line and cylindrical gate cell and forming method thereof |
US5780335A (en) * | 1994-08-26 | 1998-07-14 | International Business Machines Corporation | Method of forming a buried-sidewall-strap two transistor one capacitor trench cell |
US6074892A (en) * | 1996-05-07 | 2000-06-13 | Ciena Corporation | Semiconductor hetero-interface photodetector |
TW301055B (en) * | 1996-06-29 | 1997-03-21 | United Microelectronics Corp | Fabrication method of dynamic random access memory with vertical channel and structure thereof |
KR100209212B1 (en) * | 1996-10-22 | 1999-07-15 | 김영환 | Semiconductor device and manufacture thereof |
US5780341A (en) * | 1996-12-06 | 1998-07-14 | Halo Lsi Design & Device Technology, Inc. | Low voltage EEPROM/NVRAM transistors and making method |
US6045625A (en) * | 1996-12-06 | 2000-04-04 | Texas Instruments Incorporated | Buried oxide with a thermal expansion matching layer for SOI |
US5914510A (en) * | 1996-12-13 | 1999-06-22 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
-
1996
- 1996-10-22 KR KR1019960047513A patent/KR100209212B1/en not_active IP Right Cessation
-
1997
- 1997-10-03 TW TW086114477A patent/TW338182B/en not_active IP Right Cessation
- 1997-10-21 US US08/955,157 patent/US5888864A/en not_active Expired - Lifetime
- 1997-10-21 DE DE19746448A patent/DE19746448B4/en not_active Expired - Fee Related
- 1997-10-22 GB GB9722319A patent/GB2318909B/en not_active Expired - Fee Related
- 1997-10-22 JP JP9289666A patent/JP3017144B2/en not_active Expired - Fee Related
- 1997-10-22 CN CN97121153A patent/CN1099714C/en not_active Expired - Fee Related
-
1999
- 1999-01-15 US US09/233,734 patent/US6329239B2/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090108341A1 (en) * | 2007-10-31 | 2009-04-30 | Hynix Semiconductor, Inc. | Semiconductor device and method of fabricating the same |
US7767565B2 (en) * | 2007-10-31 | 2010-08-03 | Hynix Semiconductor Inc. | Semiconductor device and method of fabricating the same |
US8883596B2 (en) | 2012-05-10 | 2014-11-11 | Samsung Electronics Co., Ltd. | Semiconductor device with vertical channel transistor and method of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
GB9722319D0 (en) | 1997-12-17 |
KR19980028455A (en) | 1998-07-15 |
JP3017144B2 (en) | 2000-03-06 |
GB2318909B (en) | 2001-05-02 |
CN1099714C (en) | 2003-01-22 |
DE19746448B4 (en) | 2006-03-09 |
JPH10125874A (en) | 1998-05-15 |
US5888864A (en) | 1999-03-30 |
CN1183648A (en) | 1998-06-03 |
GB2318909A (en) | 1998-05-06 |
KR100209212B1 (en) | 1999-07-15 |
TW338182B (en) | 1998-08-11 |
US6329239B2 (en) | 2001-12-11 |
DE19746448A1 (en) | 1998-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6329239B2 (en) | Dram cell formed on an insulating layer having a vertical channel and a manufacturing method thereof | |
EP0315803B1 (en) | A DRAM cell formed on an insulating layer having a buried semiconductor pillar structure and a manufacturing method thereof | |
US5959322A (en) | Isolated SOI memory structure with vertically formed transistor and storage capacitor in a substrate | |
US5528062A (en) | High-density DRAM structure on soi | |
US5162248A (en) | Optimized container stacked capacitor DRAM cell utilizing sacrificial oxide deposition and chemical mechanical polishing | |
US5321306A (en) | Method for manufacturing a semiconductor device | |
US5828094A (en) | Memory cell structure having a vertically arranged transistors and capacitors | |
US6426252B1 (en) | Silicon-on-insulator vertical array DRAM cell with self-aligned buried strap | |
US6537870B1 (en) | Method of forming an integrated circuit comprising a self aligned trench | |
US6440793B1 (en) | Vertical MOSFET | |
JPH06105767B2 (en) | Memory array | |
JPH07193142A (en) | Highly integrated semiconductor device and manufacture thereof | |
US5223447A (en) | DRAM-cell having an isolation merged trench and its method of manufacture | |
US6362043B2 (en) | Method for coupling to semiconductor device in an integrated circuit having edge-defined, sub-lithographic conductors | |
JPH0658948B2 (en) | Dynamic random access memory device and manufacturing method | |
US6349052B1 (en) | DRAM cell arrangement and method for fabricating it | |
US6414347B1 (en) | Vertical MOSFET | |
JPH056977A (en) | Dynamic type semiconductor device and manufacture thereof | |
US4953125A (en) | Semiconductor memory device having improved connecting structure of bit line and memory cell | |
US6181014B1 (en) | Integrated circuit memory devices having highly integrated SOI memory cells therein | |
KR100435076B1 (en) | Method for fabricating a DRAM cell having a trench capacitor | |
JPH0719848B2 (en) | Memory cell array | |
US5217918A (en) | Method of manufacturing a highly integrated semiconductor memory device with trench capacitors and stacked capacitors | |
JPH04287366A (en) | Semiconductor integrated circuit device and its manufacture | |
US6232240B1 (en) | Method for fabricating a capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20131211 |