US20010024381A1 - Current sense amplifier circuit - Google Patents

Current sense amplifier circuit Download PDF

Info

Publication number
US20010024381A1
US20010024381A1 US09/796,806 US79680601A US2001024381A1 US 20010024381 A1 US20010024381 A1 US 20010024381A1 US 79680601 A US79680601 A US 79680601A US 2001024381 A1 US2001024381 A1 US 2001024381A1
Authority
US
United States
Prior art keywords
mos transistor
type mos
drain
gate
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/796,806
Other versions
US6351416B2 (en
Inventor
Ikuo Fuchigami
Tomonori Kataoka
Youichi Nishida
Tomoo Kimura
Jyunji Michiyama
Satoshi Kohtaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. reassignment MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIMURA, TOMOO, MICHIYAMA, JYUNJI, KOHTAKA, SATOSHI, NISHIDA, YOUICHI, KATAOKA, TOMONORI, FUCHIGAMI, IKUO
Publication of US20010024381A1 publication Critical patent/US20010024381A1/en
Priority to US10/040,788 priority Critical patent/US6469937B2/en
Application granted granted Critical
Publication of US6351416B2 publication Critical patent/US6351416B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/067—Single-ended amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/06—Sense amplifier related aspects
    • G11C2207/063—Current sense amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/563—Multilevel memory reading aspects
    • G11C2211/5634—Reference cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits

Definitions

  • the present invention relates to a current sense amplifier circuit for detecting a current passing through a memory cell of a nonvolatile semiconductor memory device.
  • FIG. 7 is a diagram illustrating an example of a conventional current sense amplifier circuit.
  • M 1 denotes an N type MOS transistor, having a source connected to a ground voltage and a gate connected to an input terminal N 1 of the circuit.
  • M 2 denotes a P type MOS transistor, having a source connected to a power supply voltage, a gate connected to the ground voltage, and a drain connected to a drain of the N type MOS transistor M 1 .
  • M 3 denotes an N type MOS transistor, having a source connected to the input terminal N 1 of the circuit and a gate connected to a drain of the P type MOS transistor M 2 .
  • M 4 denotes a P type MOS transistor, having a source connected to the power supply voltage, a gate connected to the ground voltage, and a drain connected to a drain of the N type MOS transistor M 3 .
  • X 1 denotes a first inverter, having an input terminal connected to the drain of the P type MOS transistor M 4 and an output terminal connected to an output terminal N 2 of the circuit.
  • M 5 denotes a memory cell of a floating gate type MOS transistor, and storage is realized using two states, i.e., a state where a current flows and a state where no current flows, by controlling the threshold voltage of the memory cell.
  • M 6 denotes a bit line selection gate transistor.
  • the N type MOS transistor M 1 and the P type MOS transistor M 2 constitute a second inverter X 2 having an input terminal connected to the input terminal N 1 of the circuit and an output terminal connected to the gate of the N type MOS transistor M 3 .
  • the output from the inverter X 2 controls the N type MOS transistor M 3 according to the voltage at the input terminal N 1 , whereby the voltage at the input terminal N 1 is controlled. That is, when the voltage at the input terminal N 1 is lower than the threshold voltage of the inverter X 2 , the inverter X 2 outputs a “H” level voltage, whereby the N type MOS transistor M 3 is turned on, and the input terminal N 1 is charged. On the other hand, when the voltage at the input terminal N 1 is higher than the threshold voltage of the inverter X 2 , the inverter X 2 outputs a “L” level voltage, whereby the N type MOS transistor M 3 is turned off, and charging is stopped. Accordingly, the inverter X 2 serves as a damper to limit the voltage at the input terminal N 1 to the threshold voltage of the inverter X 2 .
  • the inverter X 1 when the memory cell is in the state where no current flows, the voltage at the drain of the P type MOS transistor is equal to the power supply voltage, and a “L” level voltage is output to the output terminal of the circuit by the inverter X 1 .
  • the detected amount of current depends on the characteristics of the P type MOS transistor M 4 , and the characteristics of the P type MOS transistor M 4 intersect the characteristics of the memory cell in the erase state and the write state, whereby the operating power supply voltage is restricted.
  • the conventional current sense amplifier circuit two states, i.e., whether the memory cell current exceeds a predetermined amount of current or not, are detected. So, when data is read from a memory cell, which is set in multiple states, by changing the load on the P type MOS transistor M 4 , it is difficult to secure a wide range of operating power supply voltage. Therefore, the conventional circuit is not adapted to readout of data from a memory cell which is set in multiple states (three or more states).
  • the present invention is made to solve the above-described problems and has for its object to provide a current sense amplifier circuit that secures a wide range of operating power supply voltage, and that is adaptable to readout of data from a memory cell which is set in multiple states (three or more states).
  • a current sense amplifier circuit of the present invention is provided with a reference current generator and a current comparator, and the current comparator compares a reference current according to the characteristics of a memory cell with a memory cell current. Thereby, a broad operation range is obtained with respect to the power supply voltage or the like.
  • a current sense amplifier circuit of the present invention is provided with plural sets of reference current generators and current comparators, and the reference current generators generate reference currents of different amounts corresponding to plural states the memory cell can take, and the current comparators compare the respective reference currents with the memory cell current. Therefore, it is possible to detect the current in the memory cell which is set in multiple states, thereby increasing the recording density of the memory cell.
  • FIG. 1 is a circuit diagram illustrating a current sense amplifier circuit according to a first embodiment of the present invention.
  • FIG. 2 is a circuit diagram illustrating the construction of a reference current generator included in the current sense amplifier circuit according to the first embodiment.
  • FIG. 3 is a circuit diagram illustrating a current sense amplifier circuit according to a second embodiment of the present invention.
  • FIG. 4 is a circuit diagram illustrating a current sense amplifier circuit according to a third embodiment of the present invention.
  • FIG. 5 is a circuit diagram illustrating a current sense amplifier circuit according to a fourth embodiment of the present invention.
  • FIG. 6 is a circuit diagram illustrating a current sense amplifier circuit according to a fifth embodiment of the present invention.
  • FIG. 7 is a circuit diagram illustrating a conventional current sense amplifier circuit.
  • FIG. 1 is a diagram illustrating the construction of a current sense amplifier circuit according to a first embodiment of the present invention.
  • M 7 , M 10 , M 11 , M 13 , and M 15 denote N type MOS transistors
  • M 8 , M 9 , M 12 , and M 14 denote P type MOS transistors.
  • M 5 denotes an FG (Floating Gate) type memory cell
  • M 6 denotes a column gate (selection transistor)
  • X 1 denotes a first inverter
  • X 2 denotes a second inverter comprising the N type MOS transistor M 13 and the P type MOS transistor M 14
  • X 3 denotes a reference current generator.
  • the FG type memory cell M 5 is one memory cell selected from plural memory cells arranged in an array, and a word line for selecting a row is connected to a control gate of the memory cell M 5 .
  • the column gate M 6 is connected so as to select a column of the memory cell M 5 .
  • the column gate M 6 has a gate connected to a column selection line for selecting a column, and a drain connected to an input node N 1 .
  • the N type MOS transistor M 7 (first N type MOS transistor) has a source connected to the input node N 1 , a gate connected to a drain of the N type MOS transistor M 13 , and a drain connected to a drain of the P type MOS transistor M 8 (first P type MOS transistor).
  • the N type MOS transistor M 13 has a source connected to a ground voltage, and a gate connected to the input node N 1 .
  • the N type MOS transistor M 15 has a source connected to the ground voltage, a gate connected to an input terminal N 3 , and a drain connected to the gate of the N type MOS transistor M 7 .
  • the P type MOS transistor M 14 has a source connected to the power supply voltage, a gate connected to the input terminal N 3 , and a drain connected to the gate of the N type MOS transistor M 7 .
  • the P type MOS transistor M 8 (first P type MOS transistor) has a source connected to the power supply voltage, and a gate and a drain which are connected to the drain of the N type MOS transistor M 7 (first N type MOS transistor).
  • the P type MOS transistor M 9 (second P type MOS transistor) has a source connected to the power supply voltage, a gate connected to the drain of the P type MOS transistor M 8 (first P type MOS transistor), and a drain connected to a node N 4 .
  • the N type MOS transistor M 10 (second N type MOS transistor) has a source connected to the ground voltage, and a drain connected to the node N 4 .
  • the N type MOS transistor M 11 (third N type MOS transistor) has a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the N type MOS transistor M 10 (second N type MOS transistor).
  • the P type MOS transistor M 12 (third P type MOS transistor) has a source connected to the power supply voltage, a gate connected to a node N 5 , and a drain connected to the drain of the N type MOS transistor M 11 (third N type MOS transistor).
  • the inverter X 1 has an input terminal connected to the node N 4 , and an output terminal connected to the output node N 2 .
  • the reference current generator X 3 is connected to the node N 5 .
  • the reference current generator X 3 applies a voltage to the gate of the P type MOS transistor M 12 so that the amount of drain current of the P type MOS transistor M 12 (third P type MOS transistor) becomes equal to a predetermined amount of reference current.
  • a positive voltage is applied to the column selection line of the column gate M 6 which is selected at operation, and a positive voltage is applied to the word line of the FG type memory cell M 5 which is selected.
  • the FG type memory cell is in either a state where a cell current flows (hereinafter referred to as “0” state) or a state where no cell current flows (hereinafter referred to as “1” state), according to recorded data.
  • the inverter X 2 comprising the N type MOS transistor M 13 and the P type MOS transistor M 14 has the job of controlling the N type MOS transistor M 7 (first N type MOS transistor) by the voltage at the node N 1 , and clamping the voltage at the node N 1 to a logical inverse voltage of the inverter X 2 , whereby the voltage at the input node N 1 is kept constant.
  • the cell current flowing through the memory cell M 5 is supplied from the P type MOS transistor M 8 (first P type MOS transistor) through the N type MOS transistor M 7 .
  • a current mirror circuit comprising the P type MOS transistors M 8 (first P type MOS transistor) and M 9 (second P type MOS transistor) operates so that a current having a value equal or proportional to the cell current flows through the P type MOS transistor M 9 (second P type MOS transistor).
  • the reference current generator X 3 operates so that a reference current having a predetermined value flows through the P type MOS transistor M 12 (third P type MOS transistor).
  • a current mirror circuit comprising the N type MOS transistors M 10 (second N type MOS transistor) and M 11 (third N type MOS transistor) operates so that the reference current flows through the N type MOS transistor M 10 (second N type MOS transistor).
  • the voltage at the node N 4 depends on the relative magnitudes of the current to be passed through the P type MOS transistor M 9 (second P type MOS transistor) and the current to be passed through the N type MOS transistor M 10 (second N type MOS transistor).
  • the node N 4 shows “H”.
  • the node N 4 shows “L”.
  • the read data is output from the output node N 2 through the inverter X 1 .
  • the reference current of the reference current generator is set so that it has a value between the cell current vs. power supply voltage characteristics of the memory cell in the “0” state and that of the memory cell in the “1” state, whereby a sense amplifier circuit having a wide range of operating power supply voltage is obtained.
  • FIGS. 2 ( a )- 2 ( c ) show circuits as examples of the reference current generator X 3 .
  • FIG. 2( a ) is an example of the reference current generator, wherein M 16 and M 17 denote N type MOS transistors (fifth and sixth N type MOS transistors), M 18 denotes a P type MOS transistor (fifth P type MOS transistor), and X 4 denotes an inverter.
  • M 16 and M 17 denote N type MOS transistors (fifth and sixth N type MOS transistors)
  • M 18 denotes a P type MOS transistor (fifth P type MOS transistor)
  • X 4 denotes an inverter.
  • the N type MOS transistor M 16 may be an FG type memory cell for reference.
  • the N type MOS transistor M 16 has a source connected to the ground voltage, and a gate to which the power supply voltage or a voltage equal to that applied to the selected word line is applied at operation.
  • the N type MOS transistor M 17 has a source connected to a drain of the N type MOS transistor M 16 .
  • the inverter X 4 has an input terminal connected to the drain of the N type MOS transistor M 16 , and an output terminal connected to the gate of the N type MOS transistor M 17 .
  • the P type MOS transistor M 18 has a source connected to the power supply voltage, and a gate and a drain which are connected to the drain of the N type MOS transistor M 17 .
  • a node where the gate and drain of the transistor M 18 and the drain of the transistor M 17 join is an output node N 5 .
  • FIG. 2( b ) shows another example of the reference current generator, wherein M 19 and M 21 denote N type MOS transistors (eighth and seventh N type MOS transistors), M 20 and M 22 denote P type MOS transistors (sixth and seventh P type MOS transistors), and R 1 denotes a resistor.
  • the P type MOS transistor M 20 has a source connected to the power supply voltage, and a gate and a drain which are connected to an output node N 5 .
  • the N type MOS transistor M 19 has a drain connected to the drain of the P type MOS transistor M 20 .
  • the resistor R 1 has an end connected to the ground voltage, and the other end connected to the source of the N type MOS transistor M 19 .
  • the N type MOS transistor M 21 has a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the N type MOS transistor M 19 .
  • the P type MOS transistor M 22 has a source connected to the power supply voltage, a gate connected to the drain of the P type MOS transistor M 20 , and a drain connected to the drain of the N type MOS transistor M 21 .
  • the above-mentioned circuit constitutes a constant current circuit where a predetermined constant current, which is independent of the power supply voltage, flows. At this time, the value of the constant current depends on the resistance of the resistor R 1 , and the ratio in sizes of the N type MOS transistors M 19 and M 21 .
  • FIG. 2( c ) shows still another example of the reference current generator, where M 23 and M 25 denote N type MOS transistors (tenth and ninth N type MOS transistors), M 24 and M 26 denote P type MOS transistors (eighth and ninth P type MOS transistors), and R 2 denotes a resistor.
  • the P type MOS transistor M 24 has a source connected to the power supply voltage, and a gate and a drain which are connected to an output node N 5 .
  • the N type MOS transistor M 23 has a source connected to the ground voltage, and a drain connected to a drain of the P type MOS transistor M 24 .
  • the N type MOS transistor M 25 has a source connected to the ground voltage, and a gate and a drain which are connected to a gate of the N type MOS transistor M 23 .
  • the P type MOS transistor M 26 has a gate connected to the drain of the P type MOS transistor M 24 , and a drain connected to the drain of the N type MOS transistor M 25 .
  • the resistor R 2 has an end connected to the power supply voltage, and the other end connected to the source of the P type MOS transistor M 26 .
  • the above-described circuit constitutes a constant current circuit like the circuit shown in FIG. 2( b ), where a predetermined constant current, which is independent of the power supply voltage, flows.
  • the value of this constant current depends on the resistance of the resistor R 2 , and the ratio in sizes of the N type MOS transistors M 23 and M 25 .
  • FIG. 3 is a diagram illustrating the construction of a current sense amplifier circuit according to a second embodiment of the present invention.
  • M 27 denotes an N type MOS transistor (fourth N type MOS transistor)
  • M 28 denotes a P type MOS transistor (fourth P type MOS transistor)
  • X 5 denotes a comparator.
  • the current sense amplifier circuit according to this second embodiment is different from the current sense amplifier circuit according to the first embodiment shown in FIG. 1 in that an output circuit comprising the N type MOS transistor M 27 (fourth N type MOS transistor), the P type MOS transistor M 28 (fourth P type MOS transistor), and the comparator X 5 is used instead of the output circuit comprising the inverter X 1 .
  • the second embodiment will be described with respect to this difference.
  • the N type MOS transistor M 27 (fourth N type MOS transistor) has a gate connected to a control signal EQ, a source, and a drain. One of the source and the drain is connected to the drain of the N type MOS transistor M 10 (second N type MOS transistor) while the other is connected to the drain of the N type MOS transistor M 11 (third N type MOS transistor).
  • the P type MOS transistor M 28 (fourth P type MOS transistor) has a gate connected to an inverse signal of the control signal EQ, a source, and a drain.
  • the comparator X 5 has an input terminal connected to the node N 4 , another input terminal connected to the node N 6 , and an output terminal connected to the output node N 2 .
  • the control signal EQ is in the “H” state before start of sense operation, whereby the N type MOS transistor M 27 (fourth N type MOS transistor) and the P type MOS transistor M 28 (fourth P type MOS transistor) are turned on, and the node N 4 and the node N 6 are at the same voltage.
  • the control signal EQ becomes “L”, whereby the N type MOS transistor M 27 (fourth N type MOS transistor) and the P type MOS transistor M 28 (fourth P type MOS transistor) are turned off.
  • the comparator X 5 detects this voltage difference and outputs data.
  • high-speed sense operation is achieved.
  • FIG. 4 is a diagram illustrating the construction of a current sense amplifier circuit according to a third embodiment of the present invention.
  • FIG. 4 the same reference numerals as those shown in FIG. 1 denote the same or corresponding parts. Further, M 29 and M 30 denote N type MOS transistors, M 31 and M 32 denote P type MOS transistors, and X 6 denotes a reference voltage generator.
  • the current sense amplifier circuit of this third embodiment is different from the current sense amplifier circuit of the first embodiment shown in FIG. 1 in that a differential amplifier comprising the MOS transistors M 13 , M 14 , M 31 , M 29 , and M 30 is used instead of the inverter X 2 .
  • a differential amplifier comprising the MOS transistors M 13 , M 14 , M 31 , M 29 , and M 30 is used instead of the inverter X 2 .
  • the P type MOS transistor M 31 has a source connected to the power supply voltage, and a gate and a drain which are connected to the gate of the P type MOS transistor M 14 .
  • the P type MOS transistor M 32 has a source connected to the power supply voltage, a gate connected to an enable signal SAE, and a drain connected to the drain of the P type MOS transistor M 31 .
  • the N type MOS transistor M 29 has a source connected to the ground voltage, and a drain connected to the source of the N type MOS transistor M 30 .
  • the reference voltage generator X 6 has an output terminal connected to the gate of the N type MOS transistor M 29 .
  • the P type MOS transistors M 14 and M 31 and the N type MOS transistors M 13 , M 30 , and M 29 constitute a differential amplifier having, as input terminals, the gates of the N type MOS transistors M 13 and M 29 .
  • This differential amplifier amplifies a voltage difference between the reference voltage of the reference voltage generator X 6 and the voltage at the node N 1 , and outputs it to the gate of the N type MOS transistor M 7 .
  • This output controls the N type MOS transistor M 7 , and the voltage at the node N 1 becomes equal to the reference voltage.
  • the drain voltage of the FG type memory cell is constant independently of the power supply voltage, and a constant cell current which is independent of the power supply voltage is obtained when the word line voltage is regulated.
  • the current sense amplifier circuit of this third embodiment is provided with the output circuit comprising the inverter X 1 like the first embodiment, it may be provided with, like the second embodiment, an output circuit comprising an N type MOS transistor having a gate to which an equalization signal is applied, a P type MOS transistor having a gate to which an inverse signal of the equalization signal is applied, and a comparator.
  • FIG. 5 is a diagram illustrating the construction of a current sense amplifier circuit according to a fourth embodiment of the present invention.
  • M 10 ( 1 ) ⁇ M 10 ( 3 ) and M 11 ( 1 ) ⁇ M 11 ( 3 ) denote N type MOS transistors
  • M 9 ( 1 ) ⁇ M 9 ( 3 ) and M 12 ( 1 ) ⁇ M 12 ( 3 ) denote P type MOS transistors
  • X 1 ( 1 ) ⁇ X 1 ( 3 ) denote inverters
  • X 3 ( 1 ) ⁇ X 3 ( 3 ) denote reference current generators
  • X 7 denotes an exclusive OR
  • X 8 ( 1 ) ⁇ X 8 ( 3 ) denote current comparators
  • X 9 denotes a data output unit.
  • the current sense amplifier circuit of this fourth embodiment is different from the current sense amplifier circuit of the first embodiment shown in FIG. 1 in that it has a plurality of current comparators X 8 (in this case, three) each comprising N type MOS transistors M 10 and M 11 , P type MOS transistors M 9 and M 12 , an inverter X 1 , and a reference current generator X 3 , and the data output unit X 9 receives the outputs from the respective current comparators.
  • a plurality of current comparators X 8 in this case, three
  • the fourth embodiment will be described with respect to this difference.
  • the P type MOS transistor M 9 ( 1 ) has a source connected to the power supply voltage, a gate connected to the drain of the P type MOS transistor M 8 , and a drain connected to the node N 4 ( 1 ).
  • the N type MOS transistor M 10 ( 1 ) has a source connected to the ground voltage, and a drain connected to the node N 4 ( 1 ).
  • the N type MOS transistor M 11 ( 1 ) has a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the N type MOS transistor M 10 ( 1 ).
  • the P type MOS transistor M 12 ( 1 ) has a source connected to the power supply voltage, a gate connected to the node N 5 ( 1 ), and a drain connected to the drain of the N type MOS transistor M 11 ( 1 ).
  • the inverter X 1 ( 1 ) has an input terminal connected to the node N 4 ( 1 ), and an output terminal connected to the output node N 2 ( 1 ).
  • the reference current generator X 3 ( 1 ) is connected to the node N 5 ( 1 ).
  • the P type MOS transistor M 9 ( 1 ), the P type MOS transistor M 12 ( 1 ), the N type MOS transistor M 10 ( 1 ), the N type MOS transistor M 11 ( 1 ), the inverter X 1 ( 1 ), and the reference current generator X 3 ( 1 ) constitute the current comparator X 8 ( 1 ).
  • the P type MOS transistor M 9 ( 2 ), the P type MOS transistor M 12 ( 2 ), the N type MOS transistor M 10 ( 2 ), the N type MOS transistor M 11 ( 2 ), the inverter X 1 ( 2 ), and the reference current generator X 3 ( 2 ) constitute the current comparator X 8 ( 2 ).
  • the P type MOS transistor M 9 ( 3 ), the P type MOS transistor M 12 ( 3 ), the N type MOS transistor M 10 ( 3 ), the N type MOS transistor M 11 ( 3 ), the inverter X 1 ( 3 ), and the reference current generator X 3 ( 3 ) constitute the current comparator X 8 ( 3 ).
  • the data output unit X 9 comprises the exclusive OR X 7 , and has input nodes N 2 ( 1 ) ⁇ N 2 ( 3 ) and output nodes N 7 and N 8 .
  • the reference current generators X 3 ( 1 ), X 3 ( 2 ), and X 3 ( 3 ) generate reference currents I 1 , I 2 , and I 3 of different values, respectively, so that the relationship I 1 ⁇ I 2 ⁇ I 3 is satisfied.
  • the current comparators X 8 ( 1 ) ⁇ X 8 ( 3 ) compare the reference currents with the cell current, and output data to the output nodes N 2 ( 1 ) ⁇ N 2 ( 3 ), respectively.
  • the current sense amplifier circuit can detect, according to the memory cell current I, the four states as follows: 0 ⁇ I ⁇ I 1 (state “3”), I 1 ⁇ I ⁇ I 2 (state “2”), I 2 ⁇ I ⁇ I 3 (state “1”), and I 3 ⁇ I (state “0”).
  • N 2 ( 1 ), N 2 ( 2 ), N 2 ( 3 ) The values (N 2 ( 1 ), N 2 ( 2 ), N 2 ( 3 )) of the nodes N 2 ( 1 ) ⁇ N 2 ( 3 ) corresponding to the respective states to be detected are as follows: (H,H,H) in the state “3”, (L,H,H) in the state “2”, (L,L,H) in the state “1”, and (L,L,L) in the state “0”.
  • the data output unit X 9 converts each of the above-mentioned four states to 2-bit data, and outputs it. More specifically, it outputs, as the values of the nodes N 7 and N 8 , (1,0) for the state “3”, (1,1) for the state “2”, (0,1) for the state “1”, and (0,0) for the state “0”. Since the data output unit X 9 outputs data by gray code, even when the output is deviated by one state in the current comparison process due to the proximity of the memory cell current value to the reference current value, the output data of the nodes N 7 and N 8 has only an error of one bit, resulting in an affinity with introduction of error correction.
  • the current sense amplifier circuit is provided with the input circuit using the inverter X 2 as in the first embodiment, it may be provided with an input circuit using a differential amplifier as in the third embodiment.
  • FIG. 6 is a diagram illustrating the construction of a current sense amplifier circuit according to a fifth embodiment of the present invention.
  • M 27 ( 1 ) ⁇ M 27 ( 3 ) denote N type MOS transistors
  • M 28 ( 1 ) ⁇ M 28 ( 3 ) denote P type MOS transistors
  • X 5 ( 1 ) ⁇ X 5 ( 3 ) denote inverters.
  • the current sense amplifier circuit of the fifth embodiment is different from the current sense amplifier circuit of the fourth embodiment shown in FIG. 5 in that output circuits comprising the N type MOS transistors M 27 ( 1 ) ⁇ M 27 ( 3 ), the P type MOS transistors M 28 ( 1 ) ⁇ M 28 ( 3 ), and comparators X 5 ( 1 ) ⁇ X 5 ( 3 ), respectively, are used instead of the output circuits comprising the inverters X 1 ( 1 ) ⁇ X 1 ( 3 ).
  • the fifth embodiment will be described with respect to this difference.
  • the N type MOS transistor M 27 ( 1 ) has a gate connected to a control signal EQ, a source, and a drain.
  • One of the source and the drain is connected to the drain of the N type MOS transistor M 10 ( 1 ), i.e., the node N 4 ( 1 ), while the other is connected to the drain of the N type MOS transistor M 11 ( 1 ), i.e., the node N 6 ( 1 ).
  • the P type MOS transistor M 28 ( 1 ) has a gate connected to an inverse signal of the control signal EQ, a source, and a drain.
  • the comparator X 5 ( 1 ) has an input terminal connected to the node N 4 ( 1 ), another input terminal connected to the node N 6 ( 1 ), and an output terminal connected to the node N 2 ( 1 ).
  • the current comparators X 8 ( 2 ) and X( 3 ) have the same construction as that of the current comparator X 8 ( 1 ) described above.
  • the control signal EQ is in the “H” state before start of sense operation, and the N type MOS transistors M 27 ( 1 ) ⁇ M 27 ( 3 ) and the P type MOS transistors M 28 ( 1 ) ⁇ M 28 ( 3 ) are in the ON states, and the nodes N 4 ( 1 ) ⁇ N 4 ( 3 ) and the nodes N 6 ( 1 ) ⁇ N 6 ( 3 ) are at the same voltage, respectively.
  • the control signal EQ becomes “L”, and the N type MOS transistors M 27 ( 1 ) ⁇ M 27 ( 3 ) and the P type MOS transistors M 28 ( 1 ) ⁇ M 28 ( 3 ) are turned off. Thereby, voltage differences according to the memory cell current occur between the nodes N 4 ( 1 ) ⁇ N 4 ( 3 ) and nodes N 6 ( 1 ) ⁇ N 6 ( 3 ), respectively, and the comparators X 5 ( 1 ) ⁇ X 5 ( 3 ) detect the respective voltage differences, and output data. Thus, high-speed sense operation is achieved.
  • the current sense amplifier circuit according to this fifth embodiment is provided with the input circuit comprising the inverter X 2 as in the first embodiment, it may be provided with an input circuit comprising a differential amplifier as in the third embodiment.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • Logic Circuits (AREA)

Abstract

A current sense amplifier circuit is provided with a reference current generator for generating a reference current according to the characteristics of a memory cell, and a current comparator, and the current comparator compares the memory cell current with the reference current. Thereby, the range of the operating power supply voltage is increased. Further, a current sense amplifier circuit is provided with plural sets of reference current generators and current comparators, and the reference current generators generate reference currents of different amounts corresponding to plural states the memory cell can take, and the current comparators compare the respective reference currents with the memory cell current. Therefore, it is possible to detect the current in the memory cell that is set in multiple states.

Description

    FIELD OF THE INVENTION
  • The present invention relates to a current sense amplifier circuit for detecting a current passing through a memory cell of a nonvolatile semiconductor memory device. [0001]
    • BACKGROUND OF THE INVENTION
  • FIG. 7 is a diagram illustrating an example of a conventional current sense amplifier circuit. [0002]
  • In FIG. 7, M[0003] 1 denotes an N type MOS transistor, having a source connected to a ground voltage and a gate connected to an input terminal N1 of the circuit. M2 denotes a P type MOS transistor, having a source connected to a power supply voltage, a gate connected to the ground voltage, and a drain connected to a drain of the N type MOS transistor M1. M3 denotes an N type MOS transistor, having a source connected to the input terminal N1 of the circuit and a gate connected to a drain of the P type MOS transistor M2. M4 denotes a P type MOS transistor, having a source connected to the power supply voltage, a gate connected to the ground voltage, and a drain connected to a drain of the N type MOS transistor M3. X1 denotes a first inverter, having an input terminal connected to the drain of the P type MOS transistor M4 and an output terminal connected to an output terminal N2 of the circuit. M5 denotes a memory cell of a floating gate type MOS transistor, and storage is realized using two states, i.e., a state where a current flows and a state where no current flows, by controlling the threshold voltage of the memory cell. M6 denotes a bit line selection gate transistor.
  • The N type MOS transistor M[0004] 1 and the P type MOS transistor M2 constitute a second inverter X2 having an input terminal connected to the input terminal N1 of the circuit and an output terminal connected to the gate of the N type MOS transistor M3.
  • In the conventional current sense amplifier circuit so constructed, the output from the inverter X[0005] 2 controls the N type MOS transistor M3 according to the voltage at the input terminal N1, whereby the voltage at the input terminal N1 is controlled. That is, when the voltage at the input terminal N1 is lower than the threshold voltage of the inverter X2, the inverter X2 outputs a “H” level voltage, whereby the N type MOS transistor M3 is turned on, and the input terminal N1 is charged. On the other hand, when the voltage at the input terminal N1 is higher than the threshold voltage of the inverter X2, the inverter X2 outputs a “L” level voltage, whereby the N type MOS transistor M3 is turned off, and charging is stopped. Accordingly, the inverter X2 serves as a damper to limit the voltage at the input terminal N1 to the threshold voltage of the inverter X2.
  • With the voltage at the input terminal N[0006] 1 being held as described above, when the memory cell is in the state where a current flows, the memory cell current flows from the P type MOS transistor M4 through the N type transistor M3 and, at this time, the voltage at the drain of the P type MOS transistor M4 becomes lower than the power supply voltage according to the drain current vs. source-to-drain voltage characteristics of the P type MOS transistor M4, and a “H” level voltage is output to the output terminal N2 of the circuit by the inverter X1. On the other hand, when the memory cell is in the state where no current flows, the voltage at the drain of the P type MOS transistor is equal to the power supply voltage, and a “L” level voltage is output to the output terminal of the circuit by the inverter X1.
  • In the conventional current sense amplifier circuit, the detected amount of current depends on the characteristics of the P type MOS transistor M[0007] 4, and the characteristics of the P type MOS transistor M4 intersect the characteristics of the memory cell in the erase state and the write state, whereby the operating power supply voltage is restricted.
  • Further, in the conventional current sense amplifier circuit, two states, i.e., whether the memory cell current exceeds a predetermined amount of current or not, are detected. So, when data is read from a memory cell, which is set in multiple states, by changing the load on the P type MOS transistor M[0008] 4, it is difficult to secure a wide range of operating power supply voltage. Therefore, the conventional circuit is not adapted to readout of data from a memory cell which is set in multiple states (three or more states).
    • SUMMARY OF THE INVENTION
  • The present invention is made to solve the above-described problems and has for its object to provide a current sense amplifier circuit that secures a wide range of operating power supply voltage, and that is adaptable to readout of data from a memory cell which is set in multiple states (three or more states). [0009]
  • Other objects and advantages of the invention will become apparent from the detailed description that follows. The detailed description and specific embodiments described are provided only for illustration since various additions and modifications within the scope of the invention will be apparent to those of skill in the art from the detailed description. [0010]
  • In order to solve the problem about the restriction of the operation range with respect to the power supply voltage, a current sense amplifier circuit of the present invention is provided with a reference current generator and a current comparator, and the current comparator compares a reference current according to the characteristics of a memory cell with a memory cell current. Thereby, a broad operation range is obtained with respect to the power supply voltage or the like. [0011]
  • Further, in order to realize detection of current in the memory cell which is set in multiple states, a current sense amplifier circuit of the present invention is provided with plural sets of reference current generators and current comparators, and the reference current generators generate reference currents of different amounts corresponding to plural states the memory cell can take, and the current comparators compare the respective reference currents with the memory cell current. Therefore, it is possible to detect the current in the memory cell which is set in multiple states, thereby increasing the recording density of the memory cell.[0012]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a circuit diagram illustrating a current sense amplifier circuit according to a first embodiment of the present invention. [0013]
  • FIG. 2 is a circuit diagram illustrating the construction of a reference current generator included in the current sense amplifier circuit according to the first embodiment. [0014]
  • FIG. 3 is a circuit diagram illustrating a current sense amplifier circuit according to a second embodiment of the present invention. [0015]
  • FIG. 4 is a circuit diagram illustrating a current sense amplifier circuit according to a third embodiment of the present invention. [0016]
  • FIG. 5 is a circuit diagram illustrating a current sense amplifier circuit according to a fourth embodiment of the present invention. [0017]
  • FIG. 6 is a circuit diagram illustrating a current sense amplifier circuit according to a fifth embodiment of the present invention. [0018]
  • FIG. 7 is a circuit diagram illustrating a conventional current sense amplifier circuit.[0019]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [Embodiment 1][0020]
  • FIG. 1 is a diagram illustrating the construction of a current sense amplifier circuit according to a first embodiment of the present invention. In FIG. 1, M[0021] 7, M10, M11, M13, and M15 denote N type MOS transistors, and M8, M9, M12, and M14 denote P type MOS transistors. Further, M5 denotes an FG (Floating Gate) type memory cell, M6 denotes a column gate (selection transistor), X1 denotes a first inverter, X2 denotes a second inverter comprising the N type MOS transistor M13 and the P type MOS transistor M14, and X3 denotes a reference current generator.
  • The FG type memory cell M[0022] 5 is one memory cell selected from plural memory cells arranged in an array, and a word line for selecting a row is connected to a control gate of the memory cell M5. The column gate M6 is connected so as to select a column of the memory cell M5. The column gate M6 has a gate connected to a column selection line for selecting a column, and a drain connected to an input node N1.
  • The N type MOS transistor M[0023] 7 (first N type MOS transistor) has a source connected to the input node N1, a gate connected to a drain of the N type MOS transistor M13, and a drain connected to a drain of the P type MOS transistor M8 (first P type MOS transistor).
  • The N type MOS transistor M[0024] 13 has a source connected to a ground voltage, and a gate connected to the input node N1.
  • The N type MOS transistor M[0025] 15 has a source connected to the ground voltage, a gate connected to an input terminal N3, and a drain connected to the gate of the N type MOS transistor M7.
  • The P type MOS transistor M[0026] 14 has a source connected to the power supply voltage, a gate connected to the input terminal N3, and a drain connected to the gate of the N type MOS transistor M7.
  • The P type MOS transistor M[0027] 8 (first P type MOS transistor) has a source connected to the power supply voltage, and a gate and a drain which are connected to the drain of the N type MOS transistor M7 (first N type MOS transistor).
  • The P type MOS transistor M[0028] 9 (second P type MOS transistor) has a source connected to the power supply voltage, a gate connected to the drain of the P type MOS transistor M8 (first P type MOS transistor), and a drain connected to a node N4.
  • The N type MOS transistor M[0029] 10 (second N type MOS transistor) has a source connected to the ground voltage, and a drain connected to the node N4.
  • The N type MOS transistor M[0030] 11 (third N type MOS transistor) has a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the N type MOS transistor M10 (second N type MOS transistor).
  • The P type MOS transistor M[0031] 12 (third P type MOS transistor) has a source connected to the power supply voltage, a gate connected to a node N5, and a drain connected to the drain of the N type MOS transistor M11 (third N type MOS transistor).
  • The inverter X[0032] 1 has an input terminal connected to the node N4, and an output terminal connected to the output node N2.
  • The reference current generator X[0033] 3 is connected to the node N5.
  • The reference current generator X[0034] 3 applies a voltage to the gate of the P type MOS transistor M12 so that the amount of drain current of the P type MOS transistor M12 (third P type MOS transistor) becomes equal to a predetermined amount of reference current.
  • Hereinafter, a description will be given of the operation of the current sense amplifier circuit constructed as described above. [0035]
  • A positive voltage is applied to the column selection line of the column gate M[0036] 6 which is selected at operation, and a positive voltage is applied to the word line of the FG type memory cell M5 which is selected. The FG type memory cell is in either a state where a cell current flows (hereinafter referred to as “0” state) or a state where no cell current flows (hereinafter referred to as “1” state), according to recorded data.
  • When a SAE (Sense Amplifier Enable) signal applied to the input node N[0037] 3 is “H”, the inverter X2 comprising the N type MOS transistor M13 and the P type MOS transistor M14 has the job of controlling the N type MOS transistor M7 (first N type MOS transistor) by the voltage at the node N1, and clamping the voltage at the node N1 to a logical inverse voltage of the inverter X2, whereby the voltage at the input node N1 is kept constant. At this time, the cell current flowing through the memory cell M5 is supplied from the P type MOS transistor M8 (first P type MOS transistor) through the N type MOS transistor M7. A current mirror circuit comprising the P type MOS transistors M8 (first P type MOS transistor) and M9 (second P type MOS transistor) operates so that a current having a value equal or proportional to the cell current flows through the P type MOS transistor M9 (second P type MOS transistor).
  • On the other hand, the reference current generator X[0038] 3 operates so that a reference current having a predetermined value flows through the P type MOS transistor M12 (third P type MOS transistor). A current mirror circuit comprising the N type MOS transistors M10 (second N type MOS transistor) and M11 (third N type MOS transistor) operates so that the reference current flows through the N type MOS transistor M10 (second N type MOS transistor).
  • The voltage at the node N[0039] 4 depends on the relative magnitudes of the current to be passed through the P type MOS transistor M9 (second P type MOS transistor) and the current to be passed through the N type MOS transistor M10 (second N type MOS transistor).
  • When the value of the cell current is larger than the value of the reference current, i.e., when the memory cell is in the “0” state, the node N[0040] 4 shows “H”. When the value of the cell current is smaller than the value of the reference current, i.e., when the memory cell is in the “1” state, the node N4 shows “L”. The read data is output from the output node N2 through the inverter X1.
  • The reference current of the reference current generator is set so that it has a value between the cell current vs. power supply voltage characteristics of the memory cell in the “0” state and that of the memory cell in the “1” state, whereby a sense amplifier circuit having a wide range of operating power supply voltage is obtained. [0041]
  • FIGS. [0042] 2(a)-2(c) show circuits as examples of the reference current generator X3.
  • FIG. 2([0043] a) is an example of the reference current generator, wherein M16 and M17 denote N type MOS transistors (fifth and sixth N type MOS transistors), M18 denotes a P type MOS transistor (fifth P type MOS transistor), and X4 denotes an inverter.
  • The N type MOS transistor M[0044] 16 may be an FG type memory cell for reference.
  • The N type MOS transistor M[0045] 16 has a source connected to the ground voltage, and a gate to which the power supply voltage or a voltage equal to that applied to the selected word line is applied at operation. The N type MOS transistor M17 has a source connected to a drain of the N type MOS transistor M16. The inverter X4 has an input terminal connected to the drain of the N type MOS transistor M16, and an output terminal connected to the gate of the N type MOS transistor M17. The P type MOS transistor M18 has a source connected to the power supply voltage, and a gate and a drain which are connected to the drain of the N type MOS transistor M17. A node where the gate and drain of the transistor M18 and the drain of the transistor M17 join is an output node N5.
  • FIG. 2([0046] b) shows another example of the reference current generator, wherein M19 and M21 denote N type MOS transistors (eighth and seventh N type MOS transistors), M20 and M22 denote P type MOS transistors (sixth and seventh P type MOS transistors), and R1 denotes a resistor.
  • The P type MOS transistor M[0047] 20 has a source connected to the power supply voltage, and a gate and a drain which are connected to an output node N5. The N type MOS transistor M19 has a drain connected to the drain of the P type MOS transistor M20. The resistor R1 has an end connected to the ground voltage, and the other end connected to the source of the N type MOS transistor M19. The N type MOS transistor M21 has a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the N type MOS transistor M19. The P type MOS transistor M22 has a source connected to the power supply voltage, a gate connected to the drain of the P type MOS transistor M20, and a drain connected to the drain of the N type MOS transistor M21.
  • The above-mentioned circuit constitutes a constant current circuit where a predetermined constant current, which is independent of the power supply voltage, flows. At this time, the value of the constant current depends on the resistance of the resistor R[0048] 1, and the ratio in sizes of the N type MOS transistors M19 and M21.
  • FIG. 2([0049] c) shows still another example of the reference current generator, where M23 and M25 denote N type MOS transistors (tenth and ninth N type MOS transistors), M24 and M26 denote P type MOS transistors (eighth and ninth P type MOS transistors), and R2 denotes a resistor.
  • The P type MOS transistor M[0050] 24 has a source connected to the power supply voltage, and a gate and a drain which are connected to an output node N5. The N type MOS transistor M23 has a source connected to the ground voltage, and a drain connected to a drain of the P type MOS transistor M24. The N type MOS transistor M25 has a source connected to the ground voltage, and a gate and a drain which are connected to a gate of the N type MOS transistor M23. The P type MOS transistor M26 has a gate connected to the drain of the P type MOS transistor M24, and a drain connected to the drain of the N type MOS transistor M25. The resistor R2 has an end connected to the power supply voltage, and the other end connected to the source of the P type MOS transistor M26.
  • The above-described circuit constitutes a constant current circuit like the circuit shown in FIG. 2([0051] b), where a predetermined constant current, which is independent of the power supply voltage, flows. The value of this constant current depends on the resistance of the resistor R2, and the ratio in sizes of the N type MOS transistors M23 and M25.
  • [Embodiment 2][0052]
  • FIG. 3 is a diagram illustrating the construction of a current sense amplifier circuit according to a second embodiment of the present invention. [0053]
  • In FIG. 3, the same reference numerals as those shown in FIG. 1 denote the same or corresponding parts. Further, M[0054] 27 denotes an N type MOS transistor (fourth N type MOS transistor), M28 denotes a P type MOS transistor (fourth P type MOS transistor), and X5 denotes a comparator.
  • The current sense amplifier circuit according to this second embodiment is different from the current sense amplifier circuit according to the first embodiment shown in FIG. 1 in that an output circuit comprising the N type MOS transistor M[0055] 27 (fourth N type MOS transistor), the P type MOS transistor M28 (fourth P type MOS transistor), and the comparator X5 is used instead of the output circuit comprising the inverter X1. Hereinafter, the second embodiment will be described with respect to this difference.
  • The N type MOS transistor M[0056] 27 (fourth N type MOS transistor) has a gate connected to a control signal EQ, a source, and a drain. One of the source and the drain is connected to the drain of the N type MOS transistor M10 (second N type MOS transistor) while the other is connected to the drain of the N type MOS transistor M11 (third N type MOS transistor). The P type MOS transistor M28 (fourth P type MOS transistor) has a gate connected to an inverse signal of the control signal EQ, a source, and a drain. One of the source and the drain is connected to the drain of the N type MOS transistor M10 (second N type MOS transistor) while the other is connected to the drain of the N type MOS transistor M11 (third N type MOS transistor). The comparator X5 has an input terminal connected to the node N4, another input terminal connected to the node N6, and an output terminal connected to the output node N2.
  • Next, a description will be given of the operation of the current sense amplifier circuit so constructed. The control signal EQ is in the “H” state before start of sense operation, whereby the N type MOS transistor M[0057] 27 (fourth N type MOS transistor) and the P type MOS transistor M28 (fourth P type MOS transistor) are turned on, and the node N4 and the node N6 are at the same voltage. When the circuit goes into sense operation, the control signal EQ becomes “L”, whereby the N type MOS transistor M27 (fourth N type MOS transistor) and the P type MOS transistor M28 (fourth P type MOS transistor) are turned off. Thereby, a voltage difference according to the memory cell current occurs between the node N4 and the node N6, and the comparator X5 detects this voltage difference and outputs data. Thereby, high-speed sense operation is achieved.
  • [Embodiment 3][0058]
  • FIG. 4 is a diagram illustrating the construction of a current sense amplifier circuit according to a third embodiment of the present invention. [0059]
  • In FIG. 4, the same reference numerals as those shown in FIG. 1 denote the same or corresponding parts. Further, M[0060] 29 and M30 denote N type MOS transistors, M31 and M32 denote P type MOS transistors, and X6 denotes a reference voltage generator.
  • The current sense amplifier circuit of this third embodiment is different from the current sense amplifier circuit of the first embodiment shown in FIG. 1 in that a differential amplifier comprising the MOS transistors M[0061] 13, M14, M31, M29, and M30 is used instead of the inverter X2. Hereinafter, the third embodiment will be described with respect to this difference.
  • The P type MOS transistor M[0062] 31 has a source connected to the power supply voltage, and a gate and a drain which are connected to the gate of the P type MOS transistor M14. The P type MOS transistor M32 has a source connected to the power supply voltage, a gate connected to an enable signal SAE, and a drain connected to the drain of the P type MOS transistor M31. The N type MOS transistor M29 has a source connected to the ground voltage, and a drain connected to the source of the N type MOS transistor M30. The reference voltage generator X6 has an output terminal connected to the gate of the N type MOS transistor M29.
  • Next, a description will be given of the operation of the current sense amplifier circuit so constructed. When the enable signal SAE is “H” and the circuit is in the operating state, the P type MOS transistors M[0063] 14 and M31 and the N type MOS transistors M13, M30, and M29 constitute a differential amplifier having, as input terminals, the gates of the N type MOS transistors M13 and M29. This differential amplifier amplifies a voltage difference between the reference voltage of the reference voltage generator X6 and the voltage at the node N1, and outputs it to the gate of the N type MOS transistor M7. This output controls the N type MOS transistor M7, and the voltage at the node N1 becomes equal to the reference voltage.
  • Thereby, the drain voltage of the FG type memory cell is constant independently of the power supply voltage, and a constant cell current which is independent of the power supply voltage is obtained when the word line voltage is regulated. [0064]
  • While the current sense amplifier circuit of this third embodiment is provided with the output circuit comprising the inverter X[0065] 1 like the first embodiment, it may be provided with, like the second embodiment, an output circuit comprising an N type MOS transistor having a gate to which an equalization signal is applied, a P type MOS transistor having a gate to which an inverse signal of the equalization signal is applied, and a comparator.
  • [Embodiment 4][0066]
  • FIG. 5 is a diagram illustrating the construction of a current sense amplifier circuit according to a fourth embodiment of the present invention. [0067]
  • In FIG. 5, the same reference numerals as those shown in FIG. 1 denote the same or corresponding parts. Further, M[0068] 10(1)˜M10(3) and M11(1)˜M11(3) denote N type MOS transistors, M9(1)˜M9(3) and M12(1)˜M12(3) denote P type MOS transistors, X1(1)˜X1(3) denote inverters, X3(1)˜X3(3) denote reference current generators, X7 denotes an exclusive OR, X8(1)˜X8(3) denote current comparators, and X9 denotes a data output unit.
  • The current sense amplifier circuit of this fourth embodiment is different from the current sense amplifier circuit of the first embodiment shown in FIG. 1 in that it has a plurality of current comparators X[0069] 8 (in this case, three) each comprising N type MOS transistors M10 and M11, P type MOS transistors M9 and M12, an inverter X1, and a reference current generator X3, and the data output unit X9 receives the outputs from the respective current comparators. Hereinafter, the fourth embodiment will be described with respect to this difference.
  • The P type MOS transistor M[0070] 9(1) has a source connected to the power supply voltage, a gate connected to the drain of the P type MOS transistor M8, and a drain connected to the node N4(1). The N type MOS transistor M10(1) has a source connected to the ground voltage, and a drain connected to the node N4(1). The N type MOS transistor M11(1) has a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the N type MOS transistor M10(1). The P type MOS transistor M12(1) has a source connected to the power supply voltage, a gate connected to the node N5(1), and a drain connected to the drain of the N type MOS transistor M11(1). The inverter X1(1) has an input terminal connected to the node N4(1), and an output terminal connected to the output node N2(1). The reference current generator X3(1) is connected to the node N5(1).
  • The P type MOS transistor M[0071] 9(1), the P type MOS transistor M12(1), the N type MOS transistor M10(1), the N type MOS transistor M11(1), the inverter X1(1), and the reference current generator X3(1) constitute the current comparator X8(1).
  • Likewise, the P type MOS transistor M[0072] 9(2), the P type MOS transistor M12(2), the N type MOS transistor M10(2), the N type MOS transistor M11(2), the inverter X1(2), and the reference current generator X3(2) constitute the current comparator X8(2). Further, the P type MOS transistor M9(3), the P type MOS transistor M12(3), the N type MOS transistor M10(3), the N type MOS transistor M11(3), the inverter X1(3), and the reference current generator X3(3) constitute the current comparator X8(3). The data output unit X9 comprises the exclusive OR X7, and has input nodes N2(1)˜N2(3) and output nodes N7 and N8.
  • Next, a description will be given of the operation of the current sense amplifier circuit so constructed. The reference current generators X[0073] 3(1), X3(2), and X3(3) generate reference currents I1, I2, and I3 of different values, respectively, so that the relationship I1<I2<I3 is satisfied.
  • According to the respective reference currents, the current comparators X[0074] 8(1)˜X8(3) compare the reference currents with the cell current, and output data to the output nodes N2(1)˜N2(3), respectively. Thereby, the current sense amplifier circuit can detect, according to the memory cell current I, the four states as follows: 0≦I<I1 (state “3”), I1≦I<I2 (state “2”), I2≦I<I3 (state “1”), and I3≦I (state “0”).
  • The values (N[0075] 2(1), N2(2), N2(3)) of the nodes N2(1)˜N2(3) corresponding to the respective states to be detected are as follows: (H,H,H) in the state “3”, (L,H,H) in the state “2”, (L,L,H) in the state “1”, and (L,L,L) in the state “0”.
  • The data output unit X[0076] 9 converts each of the above-mentioned four states to 2-bit data, and outputs it. More specifically, it outputs, as the values of the nodes N7 and N8, (1,0) for the state “3”, (1,1) for the state “2”, (0,1) for the state “1”, and (0,0) for the state “0”. Since the data output unit X9 outputs data by gray code, even when the output is deviated by one state in the current comparison process due to the proximity of the memory cell current value to the reference current value, the output data of the nodes N7 and N8 has only an error of one bit, resulting in an affinity with introduction of error correction.
  • While in this fourth embodiment the current sense amplifier circuit is provided with the input circuit using the inverter X[0077] 2 as in the first embodiment, it may be provided with an input circuit using a differential amplifier as in the third embodiment.
  • [Embodiment 5][0078]
  • FIG. 6 is a diagram illustrating the construction of a current sense amplifier circuit according to a fifth embodiment of the present invention. [0079]
  • In FIG. 6, the same reference numerals as those shown in FIG. 5 denote the same or corresponding parts. Further, M[0080] 27(1)˜M27(3) denote N type MOS transistors, M28(1)˜M28(3) denote P type MOS transistors, and X5(1)˜X5(3) denote inverters.
  • The current sense amplifier circuit of the fifth embodiment is different from the current sense amplifier circuit of the fourth embodiment shown in FIG. 5 in that output circuits comprising the N type MOS transistors M[0081] 27(1)˜M27(3), the P type MOS transistors M28(1)˜M28(3), and comparators X5(1)˜X5(3), respectively, are used instead of the output circuits comprising the inverters X1(1)˜X1(3). Hereinafter, the fifth embodiment will be described with respect to this difference.
  • In the current comparator X[0082] 8(1), the N type MOS transistor M27(1) has a gate connected to a control signal EQ, a source, and a drain. One of the source and the drain is connected to the drain of the N type MOS transistor M10(1), i.e., the node N4(1), while the other is connected to the drain of the N type MOS transistor M11(1), i.e., the node N6(1). The P type MOS transistor M28(1) has a gate connected to an inverse signal of the control signal EQ, a source, and a drain. One of the source and the drain is connected to the node N4(1) while the other is connected to the node N6(1). The comparator X5(1) has an input terminal connected to the node N4(1), another input terminal connected to the node N6(1), and an output terminal connected to the node N2(1). The current comparators X8(2) and X(3) have the same construction as that of the current comparator X8(1) described above.
  • Next, the operation of the current sense amplifier circuit so constructed will be described. The control signal EQ is in the “H” state before start of sense operation, and the N type MOS transistors M[0083] 27(1)˜M27 (3) and the P type MOS transistors M28(1)˜M28(3) are in the ON states, and the nodes N4(1)˜N4(3) and the nodes N6(1)˜N6(3) are at the same voltage, respectively. When the circuit goes into sense operation, the control signal EQ becomes “L”, and the N type MOS transistors M27(1)˜M27 (3) and the P type MOS transistors M28(1)˜M28(3) are turned off. Thereby, voltage differences according to the memory cell current occur between the nodes N4(1)˜N4(3) and nodes N6(1)˜N6(3), respectively, and the comparators X5(1)˜X5(3) detect the respective voltage differences, and output data. Thus, high-speed sense operation is achieved.
  • While the current sense amplifier circuit according to this fifth embodiment is provided with the input circuit comprising the inverter X[0084] 2 as in the first embodiment, it may be provided with an input circuit comprising a differential amplifier as in the third embodiment.

Claims (14)

What is claimed is:
1. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
an inversion amplifier for receiving a voltage of the data line;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the inversion amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a gate and a drain which are connected to each other and to the first N type MOS transistor;
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the gate of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to a drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to a gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
an inverter having an input terminal connected to the drain of the second N type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to a gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein a memory cell current, which flows through the data line, is detected by comparing the amount of reference current with the amount of current at the data line.
2. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
an inversion amplifier for receiving a voltage at the data line;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the inversion amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a gate and a drain which are connected to each other and to the first N type MOS transistor;
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the gate of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to a drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to a ground voltage, and a gate and a drain which are connected to a gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
a fourth N type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a first input terminal to which an equalization signal is applied;
a fourth P type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a second input terminal to which an inverse signal of the equalization signal is applied;
a comparator having a positive input terminal connected to the drain of the third P type MOS transistor, a negative input terminal connected to the drain of the second P type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to a gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein a memory cell current, which flows through the data line, is detected by comparing the amount of reference current with the amount of current at the data line.
3. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
a reference voltage generator;
a differential amplifier having a negative input terminal connected to the data line, and a positive input terminal for receiving a reference voltage generated by the reference voltage generator;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the differential amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a gate and a drain which are connected to each other and to the first N type MOS transistor;
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the gate of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to a drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to a gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
an inverter having an input terminal connected to the drain of the second N type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to a gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein a memory cell current, which flows through the data line, is detected by comparing the amount of reference current with the amount of current at the data line.
4. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
a reference voltage generator;
a differential amplifier having a negative input terminal connected to the data line, and a positive input terminal for receiving a reference voltage generated by the reference voltage generator;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the differential amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a source and a drain which are connected to each other and to the first N type MOS transistor;
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the gate of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to a drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to a gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
a fourth N type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a first input terminal to which an equalization signal is applied;
a fourth P type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a second input terminal to which an inverse signal of the equalization signal is applied;
a comparator having a positive input terminal connected to the drain of the third P type MOS transistor, a negative input terminal connected to the drain of the second P type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to the gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein a memory cell current, which flows through the data line, is detected by comparing the amount of reference current with the amount of current at the data line.
5. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
an inversion amplifier for receiving a voltage at the data line;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the inversion amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a gate and a drain which are connected to each other and to the first N type MOS transistor; and
n pieces of current comparators (n: integer not less than 2) connected to the drain of the first P type MOS transistor;
each of the current comparators comprising:
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the drain of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to the drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to a gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
an inverter having an input terminal connected to the drain of the second N type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to a gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein n pieces of reference current generators included in the n pieces of current comparators generate predetermined amounts of reference currents that are different from each other, and each current comparator compares the amount of reference current with the amount of current at the data line to detect the amount of memory cell current which flows through the data line.
6. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
an inversion amplifier for receiving a voltage at the data line;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the inversion amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a gate and a drain which are connected to each other and to the first N type MOS transistor; and
n pieces of current comparators (n: integer not less than 2) connected to the drain of the first P type MOS transistor;
each of the current comparators comprising:
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the gate of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to the drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to a gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
a fourth N type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a first input terminal to which an equalization signal is applied;
a fourth P type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a second input terminal to which an inverse signal of the equalization signal is applied;
a comparator having a positive input terminal connected to the drain of the third P type MOS transistor, a negative input terminal connected to the drain of the second P type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to the gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein n pieces of reference current generators respectively included in the n pieces of current comparators generate predetermined amounts of reference currents that are different from each other, and each current comparator compares the amount of reference current with the amount of current at the data line to detect the amount of memory cell current that flows through the data line.
7. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
a reference voltage generator;
a differential amplifier having a negative input terminal connected to the data line, and a positive input terminal receiving a reference voltage generated by the reference voltage generator;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the differential amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a gate and a drain which are connected to each other and to the first N type MOS transistor; and
n pieces of current comparators (n: integer not less than 2) connected to the drain of the first P type MOS transistor;
each of the current comparators comprising:
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the drain of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to the drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
an inverter having an input terminal connected to the drain of the second N type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to the gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein n pieces of reference current generators respectively included in the n pieces of current comparators generate predetermined amounts of reference currents which are different from each other, and each current comparator compares the amount of reference current with the amount of current at the data line to detect the amount of memory cell current that flows through the data line.
8. A current sense amplifier circuit connected to a data line to which a bit line of a memory cell array is connected through a selection transistor, comprising:
a reference voltage generator;
a differential amplifier having a negative input terminal connected to the data line, and a positive input terminal receiving a reference voltage generated by the reference voltage generator;
a first N type MOS transistor connected to the data line, and having a control node connected to the output of the differential amplifier;
a first P type MOS transistor having a source connected to a power supply voltage, and a gate and a drain which are connected to each other and to the first N type MOS transistor; and
n pieces of current comparators (n: integer not less than 2) connected to the drain of the first P type MOS transistor;
each of the current comparators comprising:
a second P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the gate of the first P type MOS transistor;
a second N type MOS transistor having a source connected to a ground voltage, and a drain connected to the drain of the second P type MOS transistor;
a third N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to the gate of the second N type MOS transistor;
a third P type MOS transistor having a source connected to the power supply voltage, and a drain connected to the drain of the third N type MOS transistor;
a fourth N type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a first input terminal to which an equalization signal is applied;
a fourth P type MOS transistor having a source, a drain, and a gate, one of the source and the drain being connected to the drain of the second P type MOS transistor while the other is connected to the drain of the third P type MOS transistor, and the gate being connected to a second input terminal to which an inverse signal of the equalization signal is applied;
a comparator having a positive input terminal connected to the drain of the third P type MOS transistor, a negative input terminal connected to the drain of the second P type MOS transistor, and an output terminal being an output terminal of the circuit; and
a reference current generator for applying a voltage to the gate of the third P type MOS transistor so that the amount of drain current of the third P type MOS transistor becomes equal to a predetermined amount of reference current;
wherein n pieces of reference current generators respectively included in the n pieces of current comparators generate predetermined amounts of reference currents which are different from each other, and each current comparator compares the amount of reference current with the amount of current at the data line to detect the amount of memory cell current that flows through the data line.
9. A current sense amplifier circuit as defined in any of
claims 5
 to
8
 further comprising a data conversion unit which receives read data having n+1 states indicated by the output values from the output terminals of the n pieces of current comparators, and associates the respective read data with gray codes according to the magnitudes of the detected currents of the data line, and outputs the data associated with the gray codes.
10. A current sense amplifier circuit as defined in
claim 9
 wherein:
when n=3, an exclusive OR circuit is used as the data conversion unit, and the exclusive OR circuit is constructed such that the output of the first current comparator and the output of the third current comparator are connected to the input of the exclusive OR circuit, and the output of the exclusive OR circuit is regarded as a first output bit of the data converter while the output of the second current comparator is regarded as a second output bit of the data converter;
whereby the read data indicated by the outputs of the n pieces of current comparators are converted to 2-bit gray codes to be output.
11. A current sense amplifier circuit as defined in any of
claims 1
 to
8
, wherein the reference current generator comprises:
a fifth N type MOS transistor having a source connected to the ground voltage, and a gate to which the power supply voltage or a predetermined bias voltage is applied;
a sixth N type MOS transistor having a source connected to the drain of the N type MOS transistor;
an inversion amplifier receiving a source voltage of the sixth N type MOS transistor, and outputting it to the gate of the sixth N type MOS transistor; and
a fifth P type MOS transistor having a source connected to the power supply voltage, and a gate and a drain which are connected to each other and to the drain of the sixth N type MOS transistor;
wherein the drain of the fifth P type MOS transistor is the output of the reference current generator.
12. A current sense amplifier circuit as defined in
claim 11
, wherein the fifth N type MOS transistor is a memory cell.
13. A current sense amplifier circuit as defined in any of
claims 1
 to
8
, wherein the reference current generator comprises:
a sixth P type MOS transistor having a source connected to the power supply voltage, and a gate and a drain connected to each other;
a seventh P type MOS transistor having a source connected to the power supply voltage, and a gate connected to the drain of the sixth P type MOS transistor;
a seventh N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to each other and to the drain of the seventh P type MOS transistor;
an eighth N type MOS transistor having a gate connected to the drain of the seventh N type MOS transistor, and a drain connected to the drain of the sixth P type MOS transistor; and
a resistor having an end connected to the ground voltage, and the other end connected to the source of the eighth N type MOS transistor;
wherein the drain of the sixth P type MOS transistor is the output of the reference current generator.
14. A current sense amplifier circuit as defined in any of
claims 1
 to
8
, wherein the reference current generator comprises:
an eighth P type MOS transistor having a source connected to the power supply voltage, and a gate and a drain connected to each other;
a ninth P type MOS transistor having a gate connected to the drain of the eighth P type MOS transistor;
a ninth N type MOS transistor having a source connected to the ground voltage, and a gate and a drain which are connected to each other and to the drain of the ninth P type MOS transistor;
a tenth N type MOS transistor having a source connected to the ground voltage, a gate connected to the drain of the N type MOS transistor, and a drain connected to the drain of the eighth P type MOS transistor; and
a resistor having an end connected to the power supply voltage, and the other end connected to the source of the second P type MOS transistor;
wherein the drain of the eighth P type MOS transistor is the output of the reference current generator.
US09/796,806 2000-03-02 2001-03-02 Current sense amplifier circuit Expired - Fee Related US6351416B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/040,788 US6469937B2 (en) 2000-03-02 2002-01-09 Current sense amplifier circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000-057576 2000-03-02
JP2000057576A JP3611497B2 (en) 2000-03-02 2000-03-02 Current sense amplifier

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/040,788 Division US6469937B2 (en) 2000-03-02 2002-01-09 Current sense amplifier circuit

Publications (2)

Publication Number Publication Date
US20010024381A1 true US20010024381A1 (en) 2001-09-27
US6351416B2 US6351416B2 (en) 2002-02-26

Family

ID=18578337

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/796,806 Expired - Fee Related US6351416B2 (en) 2000-03-02 2001-03-02 Current sense amplifier circuit
US10/040,788 Expired - Lifetime US6469937B2 (en) 2000-03-02 2002-01-09 Current sense amplifier circuit

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/040,788 Expired - Lifetime US6469937B2 (en) 2000-03-02 2002-01-09 Current sense amplifier circuit

Country Status (2)

Country Link
US (2) US6351416B2 (en)
JP (1) JP3611497B2 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030095453A1 (en) * 2001-11-20 2003-05-22 Stmicroelectronics S.A. Read amplifier with a low current consumption differential output stage
US20030210078A1 (en) * 2002-05-08 2003-11-13 University Of Southern California Current source evaluation sense-amplifier
US6704233B2 (en) * 2001-06-12 2004-03-09 Stmicroelectronics, S.R.L. Sensing circuitry for reading and verifying the contents of electrically programmable and erasable non-volatile memory cells, useful in low supply-voltage technologies
EP1505605A1 (en) * 2003-08-06 2005-02-09 STMicroelectronics S.r.l. Improved sensing circuit for a semiconductor memory including bit line precharging and discharging functions
EP1560223A2 (en) * 2004-01-29 2005-08-03 Hewlett-Packard Development Company, L.P. A current threshold detector
US20060023539A1 (en) * 2004-07-30 2006-02-02 Spansion Llc Semiconductor device and method of generating sense signal
US20080043525A1 (en) * 2006-05-17 2008-02-21 Freescale Semiconductor, Inc. Bit cell reference device and methods thereof
US20090213665A1 (en) * 2008-02-22 2009-08-27 Fumiyasu Utsunomiya Nonvolatile semiconductor memory device
CN103123800A (en) * 2011-11-21 2013-05-29 上海华虹Nec电子有限公司 Sense amplifier
CN104637526A (en) * 2013-11-07 2015-05-20 瑞萨电子株式会社 Semiconductor device
US9595304B1 (en) * 2015-12-04 2017-03-14 International Business Machines Corporation Current-mode sense amplifier

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001197731A (en) * 2000-01-05 2001-07-19 Internatl Business Mach Corp <Ibm> Electric power supply and computer
JP3611497B2 (en) * 2000-03-02 2005-01-19 松下電器産業株式会社 Current sense amplifier
US6498757B2 (en) * 2000-11-23 2002-12-24 Macronix International Co., Ltd. Structure to inspect high/low of memory cell threshold voltage using current mode sense amplifier
US7177181B1 (en) * 2001-03-21 2007-02-13 Sandisk 3D Llc Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics
US7221596B2 (en) * 2002-07-05 2007-05-22 Impinj, Inc. pFET nonvolatile memory
US6950342B2 (en) * 2002-07-05 2005-09-27 Impinj, Inc. Differential floating gate nonvolatile memories
US7433253B2 (en) * 2002-12-20 2008-10-07 Qimonda Ag Integrated circuit, method of operating an integrated circuit, method of manufacturing an integrated circuit, memory module, stackable memory module
US7251178B2 (en) * 2004-09-07 2007-07-31 Infineon Technologies Ag Current sense amplifier
ITMI20031619A1 (en) * 2003-08-06 2005-02-07 St Microelectronics Srl PERFECT DETECTION AMPLIFIER.
US7283390B2 (en) * 2004-04-21 2007-10-16 Impinj, Inc. Hybrid non-volatile memory
US8111558B2 (en) 2004-05-05 2012-02-07 Synopsys, Inc. pFET nonvolatile memory
US7257033B2 (en) * 2005-03-17 2007-08-14 Impinj, Inc. Inverter non-volatile memory cell and array system
US7679957B2 (en) 2005-03-31 2010-03-16 Virage Logic Corporation Redundant non-volatile memory cell
JP2006294144A (en) * 2005-04-12 2006-10-26 Toshiba Corp Nonvolatile semiconductor memory device
JP4772363B2 (en) 2005-04-12 2011-09-14 株式会社東芝 Nonvolatile semiconductor memory device
FR2885726B1 (en) * 2005-05-11 2007-07-06 Atmel Corp DETECTION AMPLIFIER CIRCUIT FOR PARALLEL DETECTION OF FOUR CURRENT LEVELS
EP1909289A1 (en) 2005-06-28 2008-04-09 Spansion LLC Semiconductor device and control method thereof
JP4792034B2 (en) 2005-08-08 2011-10-12 スパンション エルエルシー Semiconductor device and control method thereof
WO2007122564A2 (en) * 2006-04-24 2007-11-01 Nxp B.V. Memory circuit and method for sensing a memory element
US7324382B2 (en) * 2006-05-31 2008-01-29 Grace Semiconductor Manufacturing Corporation Current-mode sensing structure used in high-density multiple-port register in logic processing and method for the same
US7280423B1 (en) * 2006-05-31 2007-10-09 Grace Semiconductor Manufacturing Corporation Current-mode sensing structure of high-density multiple-port register in embedded flash memory procedure and method for the same
US8122307B1 (en) 2006-08-15 2012-02-21 Synopsys, Inc. One time programmable memory test structures and methods
US7821859B1 (en) * 2006-10-24 2010-10-26 Cypress Semiconductor Corporation Adaptive current sense amplifier with direct array access capability
US7639543B2 (en) * 2006-12-18 2009-12-29 Spansion Llc High speed cascode circuit with low power consumption
US7483306B2 (en) * 2007-02-02 2009-01-27 Macronix International Co., Ltd. Fast and accurate sensing amplifier for low voltage semiconductor memory
US7719896B1 (en) 2007-04-24 2010-05-18 Virage Logic Corporation Configurable single bit/dual bits memory
US7894261B1 (en) 2008-05-22 2011-02-22 Synopsys, Inc. PFET nonvolatile memory
JP5184310B2 (en) * 2008-11-17 2013-04-17 ルネサスエレクトロニクス株式会社 Nonvolatile semiconductor memory device
JP5319423B2 (en) * 2009-06-30 2013-10-16 ラピスセミコンダクタ株式会社 Nonvolatile semiconductor memory device
FR2980321A1 (en) * 2011-09-21 2013-03-22 St Microelectronics Rousset CURRENT SENSOR ALLOWING A WIDE RANGE OF POWER SUPPLY VOLTAGE
JP5922935B2 (en) * 2012-01-24 2016-05-24 エスアイアイ・セミコンダクタ株式会社 Read circuit of nonvolatile memory device
WO2016018247A1 (en) * 2014-07-29 2016-02-04 Hewlett-Packard Development Company, L.P. Reference currents for input current comparisons
GB2529862A (en) 2014-09-04 2016-03-09 Ibm Current-mode sense amplifier and reference current circuitry
JP6752126B2 (en) * 2016-11-25 2020-09-09 ラピスセミコンダクタ株式会社 Sense amplifier circuit
CN113114260B (en) * 2021-03-09 2023-09-19 上海科技大学 Rail-to-rail input CMOS analog-to-digital converter circuit for deep low temperature environment
CN114758713B (en) * 2022-06-14 2022-10-14 之江实验室 Circuit and method for accelerating durability test of ferroelectric memory

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5594697A (en) * 1994-06-28 1997-01-14 Matsushita Electric Industrial Co., Ltd. Semiconductor device
GB9423034D0 (en) 1994-11-15 1995-01-04 Sgs Thomson Microelectronics A reference circuit
EP0735542A1 (en) 1995-03-31 1996-10-02 STMicroelectronics S.r.l. Reading circuit for multilevel non-volatile memory cell devices
DE69629669T2 (en) * 1996-06-18 2004-07-08 Stmicroelectronics S.R.L., Agrate Brianza Reading method and circuit for non-volatile memory cells with an equalizer circuit
US5805500A (en) * 1997-06-18 1998-09-08 Sgs-Thomson Microelectronics S.R.L. Circuit and method for generating a read reference signal for nonvolatile memory cells
IT1293644B1 (en) * 1997-07-25 1999-03-08 Sgs Thomson Microelectronics CIRCUIT AND METHOD OF READING THE CELLS OF AN ANALOG MEMORY MATRIX, IN PARTICULAR OF THE FLASH TYPE
DE69820594D1 (en) * 1998-05-29 2004-01-29 St Microelectronics Srl Arrangement and method for reading non-volatile memory cells
IT1307686B1 (en) * 1999-04-13 2001-11-14 St Microelectronics Srl READING CIRCUIT FOR NON VOLATILE MEMORY CELLS WITHOUT POWER SUPPLY VOLTAGE LIMITATIONS.
DE69928514D1 (en) * 1999-06-25 2005-12-29 St Microelectronics Srl Reading circuit for a semiconductor memory
JP3611497B2 (en) * 2000-03-02 2005-01-19 松下電器産業株式会社 Current sense amplifier

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6906957B2 (en) 2001-06-12 2005-06-14 Stmicroelectronics S.R.L. Sensing circuitry for reading and verifying the contents of electrically programmable and erasable non-volatile memory cells, useful in low supply-voltage technologies
US6704233B2 (en) * 2001-06-12 2004-03-09 Stmicroelectronics, S.R.L. Sensing circuitry for reading and verifying the contents of electrically programmable and erasable non-volatile memory cells, useful in low supply-voltage technologies
US20040057291A1 (en) * 2001-06-12 2004-03-25 Stmicroelectronics S.R.L. Sensing circuitry for reading and verifying the contents of electrically programmable and erasable non-volatile memory cells, useful in low supply-voltage technologies
FR2832566A1 (en) * 2001-11-20 2003-05-23 St Microelectronics Sa READING AMPLIFIER HAVING LOW CURRENT DIFFERENTIAL OUTPUT STAGE
US6760265B2 (en) 2001-11-20 2004-07-06 Stmicroelectronics Sa Read amplifier with a low current consumption differential output stage
US20030095453A1 (en) * 2001-11-20 2003-05-22 Stmicroelectronics S.A. Read amplifier with a low current consumption differential output stage
US20030210078A1 (en) * 2002-05-08 2003-11-13 University Of Southern California Current source evaluation sense-amplifier
US7023243B2 (en) 2002-05-08 2006-04-04 University Of Southern California Current source evaluation sense-amplifier
EP1505605A1 (en) * 2003-08-06 2005-02-09 STMicroelectronics S.r.l. Improved sensing circuit for a semiconductor memory including bit line precharging and discharging functions
US20050030809A1 (en) * 2003-08-06 2005-02-10 Daniele Vimercati Sensing circuit for a semiconductor memory
US7272059B2 (en) 2003-08-06 2007-09-18 Stmicroelectronics, S.R.L. Sensing circuit for a semiconductor memory
EP1560223A2 (en) * 2004-01-29 2005-08-03 Hewlett-Packard Development Company, L.P. A current threshold detector
US20050169059A1 (en) * 2004-01-29 2005-08-04 Perner Frederick A. Current threshold detector
EP1560223A3 (en) * 2004-01-29 2005-09-07 Hewlett-Packard Development Company, L.P. A current threshold detector
US7239568B2 (en) 2004-01-29 2007-07-03 Hewlett-Packard Development Company, Lp. Current threshold detector
US20060023539A1 (en) * 2004-07-30 2006-02-02 Spansion Llc Semiconductor device and method of generating sense signal
US7221595B2 (en) 2004-07-30 2007-05-22 Spansion Llc Semiconductor device and method of generating sense signal
US20080043525A1 (en) * 2006-05-17 2008-02-21 Freescale Semiconductor, Inc. Bit cell reference device and methods thereof
US7649781B2 (en) * 2006-05-17 2010-01-19 Freescale Semiconductor, Inc. Bit cell reference device and methods thereof
US20090213665A1 (en) * 2008-02-22 2009-08-27 Fumiyasu Utsunomiya Nonvolatile semiconductor memory device
US7907453B2 (en) 2008-02-22 2011-03-15 Seiko Instruments Inc. Nonvolatile semiconductor memory device
CN103123800A (en) * 2011-11-21 2013-05-29 上海华虹Nec电子有限公司 Sense amplifier
CN104637526A (en) * 2013-11-07 2015-05-20 瑞萨电子株式会社 Semiconductor device
US9595304B1 (en) * 2015-12-04 2017-03-14 International Business Machines Corporation Current-mode sense amplifier

Also Published As

Publication number Publication date
US20020057597A1 (en) 2002-05-16
JP3611497B2 (en) 2005-01-19
US6469937B2 (en) 2002-10-22
US6351416B2 (en) 2002-02-26
JP2001250391A (en) 2001-09-14

Similar Documents

Publication Publication Date Title
US6351416B2 (en) Current sense amplifier circuit
US5559737A (en) Nonvolatile semiconductor memory capable of simultaneously equalizing bit lines and sense lines
US5717640A (en) ROM type semiconductor memory device with large operating margin
US20030103400A1 (en) Multistage autozero sensing for a multilevel non-volatile memory integrated circuit system
US20070025146A1 (en) Sensing circuit for multi-level flash memory
US6611468B2 (en) Non-volatile semiconductor memory device having sensitive sense amplifier structure
US4460985A (en) Sense amplifier for MOS static memory array
US7283413B2 (en) Sense amplifier and method for generating variable reference level
JP2846850B2 (en) Sense amplifier circuit
US6930922B2 (en) Reading circuit, reference circuit, and semiconductor memory device
US5894436A (en) Nonvolatile semiconductor memory having memory cells each storing multi-bits information
EP0257891B1 (en) Read only memory device
US5555217A (en) Semiconductor memory device having presetting function sense amplifier
JP2001523034A (en) Sensor circuit for a floating gate storage device where each cell has multiple levels of storage states
JPH04259991A (en) Current sense amplifier circuit
US6621729B1 (en) Sense amplifier incorporating a symmetric midpoint reference
KR100309299B1 (en) Semiconductor memory device which can be set one from multiple threshold value
CN113160859B (en) Sense amplifier and memory
JPH07169290A (en) Semiconductor memory
US6490212B1 (en) Bitline precharge matching
JPH11162188A (en) Sense-amplifier circuit
US6707725B2 (en) Reference voltage generation circuit for semiconductor memory device, memory reading circuit including same, and electronic information device including the same
JPWO2006011223A1 (en) Semiconductor device and method of generating sense signal
US6459613B1 (en) Current-mode identifying circuit for multilevel flash memories
KR100660535B1 (en) Nor flash memory device performing a serial sensing operation

Legal Events

Date Code Title Description
AS Assignment

Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FUCHIGAMI, IKUO;KATAOKA, TOMONORI;NISHIDA, YOUICHI;AND OTHERS;REEL/FRAME:011769/0749;SIGNING DATES FROM 20010326 TO 20010330

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20140226