US20010023491A1 - Device for testing digital signal processor in digital video disc reproducing apparatus - Google Patents
Device for testing digital signal processor in digital video disc reproducing apparatus Download PDFInfo
- Publication number
- US20010023491A1 US20010023491A1 US09/025,630 US2563098A US2001023491A1 US 20010023491 A1 US20010023491 A1 US 20010023491A1 US 2563098 A US2563098 A US 2563098A US 2001023491 A1 US2001023491 A1 US 2001023491A1
- Authority
- US
- United States
- Prior art keywords
- track buffer
- signal processor
- digital signal
- test results
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31728—Optical aspects, e.g. opto-electronics used for testing, optical signal transmission for testing electronic circuits, electro-optic components to be tested in combination with electronic circuits, measuring light emission of digital circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31919—Storing and outputting test patterns
- G01R31/31921—Storing and outputting test patterns using compression techniques, e.g. patterns sequencer
Definitions
- the present invention relates to a digital video (or versatile) disc (DVD) reproducing apparatus, and in particular, to a device for testing a digital signal processor in a DVD reproducing apparatus, capable of allowing a user to observe a data processing status thereof, step by step.
- DVD digital video
- a device for testing a digital signal processor in a DVD reproducing apparatus capable of allowing a user to observe a data processing status thereof, step by step.
- a CD (Compact Disc) player has made a remarkable development in a recording/reproducing technique as well as in data storage capacity.
- a recently developed recordable optical device such as a CD-WO (Write Once) and a CD-MO (Magneto Once) shows that the optical device is no more a read-only device.
- the storage capacity was limited due to the limited disc size and the data recording standard.
- an optical disc for a mini disc player adopting a data compression technique and a data buffering technique has an increased storage capacity.
- a digital video disc (DVD) which is a most recently developed recording medium for a digital moving picture, is suitable for a promising multi-media recording apparatus which can record an MPEG2 (Moving Picture Experts Group 2) digital image of over 2 hours.
- MPEG2 Moving Picture Experts Group 2
- FIG. 1 shows a schematic block diagram of a general DVD reproducing apparatus.
- a disc motor 16 rotates a disc 10 at a constant speed, and a head 12 irradiates a laser beam on the disc 10 to read data recorded on the surface thereof.
- a sled motor 14 actuates an optical pickup 13 on which the head 12 is mounted, so as to move the optical pickup 13 forward and backward with respect to the rotating disc 10 .
- a signal reproducing device 21 amplifies an RF (Radio Frequency) signal output from the optical pickup 13 , removes noises therefrom, and performs synchronous detection, so as to reproduce the signal recorded on the disc 10 .
- RF Radio Frequency
- a servo controller 27 controls rotation of the disc motor 16 , and also controls focusing and tracking of the optical pickup 13 .
- a system controller 24 controls an overall operation of the DVD reproducing apparatus.
- a digital signal processor 23 demodulates a signal output from the signal reproducing device 21 on the basis of 16-8 demodulation, and includes a synchronous detector which has digital PLL (Phase Locked Loop), descrambling, error detection, and track buffer control functions.
- PLL Phase Locked Loop
- a 16-8 demodulator in the digital signal processor 23 detects a synchronous signal from the received data and demodulates the data to store it into a memory (i.e., track buffer) 22 .
- An error detector (not shown) in the digital signal processor 23 reads the data stored in the track buffer 22 to correct an error thereof and stores again the results into the track buffer 22 .
- the digital signal processor 23 detector detects ID (identification) data representative of the disc position from the data stored in the track buffer 22 and transfers the ID data to the system controller 24 , and descrambles the data to store it again into the track buffer 22 .
- the data stored in the track buffer 22 will be transferred to a digital video decoding part at the request for the data.
- a key input part 25 a user interface, includes a plurality of keys for inputting data or commands.
- a display 26 displays various operational states of the DVD reproducing apparatus.
- a video decoder 32 decodes compressed video data output from the digital signal processor 23 into digital video data.
- a sub-video decoder 33 decodes sub-video information into still video information in the form of the digital video data.
- a video blanking information (hereinafter referred to as VBI for short) decoder 34 and a highlight information (HLI) decoder 35 decode data of still video form in such a manner as to conform with a special use.
- An audio decoder 36 decodes audio data from the digital signal processor 23 .
- a video mixer 29 mixes outputs of the video decoder 32 , the sub-video decoder 33 , the VBI decoder 34 , and the HLI decoder 35 .
- a video output circuit 30 converts the digital video data output from the video mixer 29 into an analog video signal and provides it to a monitor (not shown).
- An audio output circuit 31 converts the digital audio data output from the audio decoder 36 into an analog audio signal and provides it to a speaker (not shown).
- the video decoder 32 , the sub-video decoder 33 , the VBI decoder 34 , the HLI decoder 35 and the audio decoder 36 constitute a known video/audio decoder (or MPEG2 decoder) 40 .
- a demultiplexer 28 demultiplexes the data output from the digital signal processor 23 to separately provide the bit stream type information, the video data, audio data, and the sub-video data to the MPEG2 decoder 40 , under the control of the system controller 24 .
- FIG. 2 illustrates a device for testing the digital signal processor 23 shown in FIG. 1 according to the prior art.
- a computer 70 generates test data, and displays the test results on a screen thereof so that a user of the computer may monitor the test results.
- a digital signal processor 23 is identical to that shown in FIG. 1.
- a microcomputer 52 controls an overall operation of the digital signal processor 23 .
- An interface 61 interfaces between the computer 70 and the digital signal processor 23 so as to transfer the test data from the computer 70 to the digital signal processor 23 .
- An SRAM (Static Random Access Memory) 63 stores 8-16 modulated data by 16 sectors (i.e., 32 Kbytes).
- An SRAM controller 62 generates an address signal and a control signal for reading and transferring the 8-16 modulated data of 16 sectors to the digital signal processor 23 .
- a serial interface 53 transfers the data read from the SRAM 63 to the digital signal processor 23 in the form of serial data.
- a track buffer 54 which is a DRAM (dynamic RAM), stores the data output from the digital signal processor 23 and the test results for the digital signal processor 23 .
- a measuring device 80 analyzes contents of the track buffer 54 .
- the test device needs to include an interface means for transferring the 8-16 modulated data from the computer 70 to the digital signal processor 23 , and another interface means for examining the contents of the track buffer 54 connected to the digital signal processor 23 for every operational step of the digital signal processor 23 .
- the interface 61 corresponds to the former, and the measuring device 80 corresponds to the latter.
- the conventional test device should read the contents of the track buffer 54 by using the separate measuring device 80 , which is very inefficient and causes a difficulty in analyzing the contents of the track buffer 54 .
- the test device includes a computer for generating test data for testing the digital signal processor, and displaying test results on a screen thereof; a track buffer for storing data processed by the digital signal processor and the test results for the digital signal processor; and an interface for transferring the test data output from the computer to the digital signal processor, and reading out the test results from the track buffer to transfer the read test results to the computer. Further, the test device includes a switch for switching the track buffer to the interface and the digital signal processor on a basis of time division, so as to allow the digital signal processor to write the test results in the track buffer and the interface to read the test results stored in the track buffer.
- FIG. 1 is a schematic block diagram of a general DVD reproducing apparatus
- FIG. 2 is a schematic block diagram of a device for testing a digital signal processor in a DVD reproducing apparatus according to the prior art.
- FIG. 3 is a schematic block diagram of a device for testing a digital signal processor in a DVD reproducing apparatus according an embodiment of the present invention.
- FIG. 3 illustrates a block diagram of a device for testing a digital signal processor in a DVD reproducing apparatus according to an embodiment of the present invention.
- a computer 70 generates test data for testing a digital signal processor 23 , and displays the test results on a screen thereof so as to allow the user to monitor the test results.
- the digital signal processor 23 has the same construction and function as that shown in FIGS. 1 and 2.
- a microcomputer 52 controls an overall operation of the digital signal processor 23 .
- An interface 61 transfers the test data output from the computer 70 to the digital signal processor 23 , and reads out the test results for the digital signal processor 23 from a track buffer 54 to transfer it to the computer 70 .
- An SRAM 63 stores 8-16 modulated data by 16 sectors (i.e., 32 Kbytes).
- An SRAM controller 62 generates an address signal and a control signal for reading out the 8-16 modulated data of 16 sectors from the SRAM 63 to transfer the 8-16 modulated data to the digital signal processor 23 .
- a serial interface 53 transfers, in serial, the data read out from the SRAM 63 to the digital signal processor 23 .
- the track buffer 54 which is a DRAM, stores data output from the digital signal processor 23 and the test results for the digital signal processor 23 .
- a track buffer controller 55 generates address, RAS (Row Address Strobe), and CAS (Column Address Strobe) signals for accessing the track buffer 54 .
- a switch SW 1 switches the interface 61 to the SRAM controller 62 and the track buffer controller 55 , on the basis of time division.
- a switch SW 2 switches the track buffer 54 to the track buffer controller 55 and the digital signal processor 23 , on the basis of time division.
- the switch SW 1 connects the interface 61 with the SRAM controller 62 .
- the test data is then transmitted from the interface 61 to the SRAM controller 62 , and then to the serial interface 53 , and then to the digital signal processor 23 .
- the digital signal processor 23 processes the test data, and in response, generates the test results.
- the switch SW 2 connects the digital signal processor 23 to the track buffer at this time to transfer the test results to the track buffer 54 .
- the switch SW 2 is switched to connect the track buffer 54 with the track buffer controller 55 which accesses the track buffer 54 .
- the track buffer controller 55 reads the test results from the track buffer 54 .
- the switch SW 1 is switched to connect the track buffer controller 55 with the interface 61 .
- test data received by the track buffer controller 55 is transmitted through the switch SW 1 to the interface 61 which in turn transmits the test results back to the computer 70 for display.
- the computer 70 displays the test results with ASCII data, so that the user may easily monitor the test results.
- the test results refer to the data indicating whether or not the digital signal processor 23 has correctly performed the demodulation and error correction.
- the track buffer 54 stores the error-corrected data, so that the computer 70 may check the error correction status by way of the interface 61 and the track buffer controller 55 .
- the device according to the present invention can effectively test the digital signal processor and allow the user to easily observe the data processing status of the digital signal processor, step by step.
Abstract
A device for testing a digital signal processor in a DVD (Digital Video Disc) reproducing apparatus. The test device includes a computer for generating test data for testing the digital signal processor, and displaying test results on a screen thereof; a track buffer for storing data processed by the digital signal processor and the test results for the digital signal processor; and an interface for transferring the test data output from the computer to the digital signal processor, and reading out the test results from the track buffer to transfer the read test results to the computer. Further, the test device includes a switch for alternately switching the track buffer to the interface and the digital signal processor on a basis of time division, so as to allow the digital signal processor to write the test results in the track buffer and the interface to read the test results stored in the track buffer.
Description
- 1. Field of the Invention
- The present invention relates to a digital video (or versatile) disc (DVD) reproducing apparatus, and in particular, to a device for testing a digital signal processor in a DVD reproducing apparatus, capable of allowing a user to observe a data processing status thereof, step by step.
- 2. Description of the Related Art
- Being developed at the beginning of the 1980s, a CD (Compact Disc) player has made a remarkable development in a recording/reproducing technique as well as in data storage capacity. For instance, a recently developed recordable optical device such as a CD-WO (Write Once) and a CD-MO (Magneto Once) shows that the optical device is no more a read-only device. However, the storage capacity was limited due to the limited disc size and the data recording standard. Incidentally, an optical disc for a mini disc player adopting a data compression technique and a data buffering technique has an increased storage capacity. Above all, a digital video disc (DVD), which is a most recently developed recording medium for a digital moving picture, is suitable for a promising multi-media recording apparatus which can record an MPEG2 (Moving Picture Experts Group 2) digital image of over 2 hours.
- FIG. 1 shows a schematic block diagram of a general DVD reproducing apparatus. With reference to FIG. 1, a
disc motor 16 rotates adisc 10 at a constant speed, and ahead 12 irradiates a laser beam on thedisc 10 to read data recorded on the surface thereof. Asled motor 14 actuates anoptical pickup 13 on which thehead 12 is mounted, so as to move theoptical pickup 13 forward and backward with respect to the rotatingdisc 10. Asignal reproducing device 21 amplifies an RF (Radio Frequency) signal output from theoptical pickup 13, removes noises therefrom, and performs synchronous detection, so as to reproduce the signal recorded on thedisc 10. Aservo controller 27 controls rotation of thedisc motor 16, and also controls focusing and tracking of theoptical pickup 13. Asystem controller 24 controls an overall operation of the DVD reproducing apparatus. Adigital signal processor 23 demodulates a signal output from thesignal reproducing device 21 on the basis of 16-8 demodulation, and includes a synchronous detector which has digital PLL (Phase Locked Loop), descrambling, error detection, and track buffer control functions. - Specifically, a 16-8 demodulator (not shown) in the
digital signal processor 23 detects a synchronous signal from the received data and demodulates the data to store it into a memory (i.e., track buffer) 22. An error detector (not shown) in thedigital signal processor 23 reads the data stored in thetrack buffer 22 to correct an error thereof and stores again the results into thetrack buffer 22. Further, thedigital signal processor 23 detector detects ID (identification) data representative of the disc position from the data stored in thetrack buffer 22 and transfers the ID data to thesystem controller 24, and descrambles the data to store it again into thetrack buffer 22. The data stored in thetrack buffer 22 will be transferred to a digital video decoding part at the request for the data. Akey input part 25, a user interface, includes a plurality of keys for inputting data or commands. Adisplay 26 displays various operational states of the DVD reproducing apparatus. - A
video decoder 32 decodes compressed video data output from thedigital signal processor 23 into digital video data. A sub-video decoder 33 decodes sub-video information into still video information in the form of the digital video data. A video blanking information (hereinafter referred to as VBI for short)decoder 34 and a highlight information (HLI)decoder 35 decode data of still video form in such a manner as to conform with a special use. Anaudio decoder 36 decodes audio data from thedigital signal processor 23. Avideo mixer 29 mixes outputs of thevideo decoder 32, the sub-video decoder 33, the VBIdecoder 34, and theHLI decoder 35. Avideo output circuit 30 converts the digital video data output from thevideo mixer 29 into an analog video signal and provides it to a monitor (not shown). Anaudio output circuit 31 converts the digital audio data output from theaudio decoder 36 into an analog audio signal and provides it to a speaker (not shown). Here, thevideo decoder 32, the sub-video decoder 33, the VBIdecoder 34, theHLI decoder 35 and theaudio decoder 36 constitute a known video/audio decoder (or MPEG2 decoder) 40. Ademultiplexer 28 demultiplexes the data output from thedigital signal processor 23 to separately provide the bit stream type information, the video data, audio data, and the sub-video data to theMPEG2 decoder 40, under the control of thesystem controller 24. - FIG. 2 illustrates a device for testing the
digital signal processor 23 shown in FIG. 1 according to the prior art. In the drawing, acomputer 70 generates test data, and displays the test results on a screen thereof so that a user of the computer may monitor the test results. Adigital signal processor 23 is identical to that shown in FIG. 1. Amicrocomputer 52 controls an overall operation of thedigital signal processor 23. Aninterface 61 interfaces between thecomputer 70 and thedigital signal processor 23 so as to transfer the test data from thecomputer 70 to thedigital signal processor 23. An SRAM (Static Random Access Memory) 63 stores 8-16 modulated data by 16 sectors (i.e., 32 Kbytes). AnSRAM controller 62 generates an address signal and a control signal for reading and transferring the 8-16 modulated data of 16 sectors to thedigital signal processor 23. Aserial interface 53 transfers the data read from the SRAM 63 to thedigital signal processor 23 in the form of serial data. Atrack buffer 54, which is a DRAM (dynamic RAM), stores the data output from thedigital signal processor 23 and the test results for thedigital signal processor 23. Ameasuring device 80 analyzes contents of thetrack buffer 54. - In accordance with the construction of the conventional test device, to test the
digital signal processor 23, data having the same format as that of the data received from thedisc 10 should be applied to the test device from the exterior. Thus, the test device should previously have the data value. The input data is 16-8 demodulated at thedigital signal processor 23 and then, stored into thetrack buffer 54. To check whether the input data value is correct or not, an external device is needed to read the contents of thetrack buffer 54. Moreover, to check an operational status of an error correction circuit, it is needed to perform the error correction in a row direction to check the contents of thetrack buffer 54, and then perform the error correction in a column direction to check again the contents of thetrack buffer 54. Further, to examine the data to be transmitted to theMPEG2 decoder 40, an examination of the data which is descrambled is needed. For such a test operation, the test device needs to include an interface means for transferring the 8-16 modulated data from thecomputer 70 to thedigital signal processor 23, and another interface means for examining the contents of thetrack buffer 54 connected to thedigital signal processor 23 for every operational step of thedigital signal processor 23. Theinterface 61 corresponds to the former, and themeasuring device 80 corresponds to the latter. Even including thecomputer 70, the conventional test device should read the contents of thetrack buffer 54 by using theseparate measuring device 80, which is very inefficient and causes a difficulty in analyzing the contents of thetrack buffer 54. - It is therefore an object of the present invention to provide a device for effectively testing a digital signal processor and allowing a user to easily observe a data processing status of the digital signal processor, step by step.
- Additional objects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
- To achieve the above and other objects, there is provided a device for testing a digital signal processor in a DVD reproducing apparatus. The test device includes a computer for generating test data for testing the digital signal processor, and displaying test results on a screen thereof; a track buffer for storing data processed by the digital signal processor and the test results for the digital signal processor; and an interface for transferring the test data output from the computer to the digital signal processor, and reading out the test results from the track buffer to transfer the read test results to the computer. Further, the test device includes a switch for switching the track buffer to the interface and the digital signal processor on a basis of time division, so as to allow the digital signal processor to write the test results in the track buffer and the interface to read the test results stored in the track buffer.
- The above and other objects, features and advantages of the present invention will become more apparent in the light of the following detailed description of an exemplary embodiment thereof taken with the attached drawings in which:
- FIG. 1 is a schematic block diagram of a general DVD reproducing apparatus;
- FIG. 2 is a schematic block diagram of a device for testing a digital signal processor in a DVD reproducing apparatus according to the prior art; and
- FIG. 3 is a schematic block diagram of a device for testing a digital signal processor in a DVD reproducing apparatus according an embodiment of the present invention.
- A preferred embodiment of the present invention will be described in detail referring to the attached drawings, in which like reference numerals denote the same elements in the drawings, for easy understanding. Though the specific embodiment will be exemplarily defined and described in detail to clarify the subject matter of the present invention, the present invention may be implemented with the knowledge of the present invention by those skilled in the art even without the details. In addition, an unnecessary detailed description of widely known functions and constructions is avoided here.
- FIG. 3 illustrates a block diagram of a device for testing a digital signal processor in a DVD reproducing apparatus according to an embodiment of the present invention. As illustrated in the drawing, a
computer 70 generates test data for testing adigital signal processor 23, and displays the test results on a screen thereof so as to allow the user to monitor the test results. Thedigital signal processor 23 has the same construction and function as that shown in FIGS. 1 and 2. Amicrocomputer 52 controls an overall operation of thedigital signal processor 23. Aninterface 61 transfers the test data output from thecomputer 70 to thedigital signal processor 23, and reads out the test results for thedigital signal processor 23 from atrack buffer 54 to transfer it to thecomputer 70. AnSRAM 63 stores 8-16 modulated data by 16 sectors (i.e., 32 Kbytes). - An
SRAM controller 62 generates an address signal and a control signal for reading out the 8-16 modulated data of 16 sectors from theSRAM 63 to transfer the 8-16 modulated data to thedigital signal processor 23. Aserial interface 53 transfers, in serial, the data read out from theSRAM 63 to thedigital signal processor 23. Thetrack buffer 54, which is a DRAM, stores data output from thedigital signal processor 23 and the test results for thedigital signal processor 23. Atrack buffer controller 55 generates address, RAS (Row Address Strobe), and CAS (Column Address Strobe) signals for accessing thetrack buffer 54. A switch SW1 switches theinterface 61 to theSRAM controller 62 and thetrack buffer controller 55, on the basis of time division. A switch SW2 switches thetrack buffer 54 to thetrack buffer controller 55 and thedigital signal processor 23, on the basis of time division. - When the computer outputs the test data to the
interface 61, the switch SW1 connects theinterface 61 with theSRAM controller 62. The test data is then transmitted from theinterface 61 to theSRAM controller 62, and then to theserial interface 53, and then to thedigital signal processor 23. Thedigital signal processor 23 processes the test data, and in response, generates the test results. The switch SW2 connects thedigital signal processor 23 to the track buffer at this time to transfer the test results to thetrack buffer 54. - When the
track buffer 54 outputs the test results, the switch SW2 is switched to connect thetrack buffer 54 with thetrack buffer controller 55 which accesses thetrack buffer 54. Thetrack buffer controller 55 reads the test results from thetrack buffer 54. The switch SW1 is switched to connect thetrack buffer controller 55 with theinterface 61. Thus, test data received by thetrack buffer controller 55 is transmitted through the switch SW1 to theinterface 61 which in turn transmits the test results back to thecomputer 70 for display. - In accordance with the present invention, the
computer 70 displays the test results with ASCII data, so that the user may easily monitor the test results. Here, the test results refer to the data indicating whether or not thedigital signal processor 23 has correctly performed the demodulation and error correction. Further, thetrack buffer 54 stores the error-corrected data, so that thecomputer 70 may check the error correction status by way of theinterface 61 and thetrack buffer controller 55. - As can be appreciated from the foregoing, the device according to the present invention can effectively test the digital signal processor and allow the user to easily observe the data processing status of the digital signal processor, step by step.
- Although a preferred embodiment of the present invention has been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the art will still fall within the spirit and scope of the present invention as defined in the appended claims.
Claims (10)
1. A device for testing a digital signal processor in a DVD (Digital Video Disc) reproducing apparatus, comprising:
a computer to generate test data for testing the digital signal processor, and to display test results on a screen thereof;
a track buffer to store data processed by the digital signal processor and the test results from the digital signal processor; and
an interface to transfer the test data output from said computer to the digital signal processor, and reading out the test results from said track buffer to transfer said read test results to said computer.
2. A device for testing a digital signal processor according to , further comprising a switch to alternately switch said track buffer to said interface and the digital signal processor on a basis of time division, so as to allow the digital signal processor to write the test results in said track buffer and said interface to read the test results stored in said track buffer.
claim 1
3. A test device for testing operation of a digital signal processor in a DVD (Digital Video Disc) reproducing apparatus, comprising:
a computer to generate test data for testing the digital signal processor, and to display test results on a display thereof;
a track buffer to store the test results generated by the digital signal processor in response to the test data; and
an interface to transfer the test data from said computer to the digital signal processor, and to transfer the test results stored said track buffer to said computer for display.
4. The test device as claimed in , further comprising:
claim 3
a track buffer controller to access the test results stored in said track buffer and to transfer the test results to said computer; and
a switch to alternately enable transmission of the test results from the digital signal processor to said track buffer and from said track buffer to said track buffer controller.
5. The test device as claimed in , further comprising:
claim 3
a track buffer controller to access the test results stored in said track buffer; and
a switch to alternately enable transmission of the test data from said interface to the digital signal processor and the test results from said track buffer controller to said interface.
6. The test device as claimed in , further comprising:
claim 3
a track buffer controller to access the test results stored in said track buffer;
a first switch to alternately enable transmission of the test data from said interface to the digital signal processor and the test results from said track buffer controller to said interface; and
a second switch to alternately enable transmission of the test results from the digital signal processor to said track buffer and from said track buffer to said track buffer controller.
7. The test device as claimed in , wherein said first and second switches switch based upon time division.
claim 6
8. The test device as claimed in , further comprising:
claim 6
an SRAM (static random access memory) to store the test data;
an SRAM controller to receive the test data from said interface via said first switch and to generate an address signal and a control signal to read out the test data from said SRAM; and
a serial interface to transfer the test data read out by said SRAM controller to the digital signal processor in serial;
wherein said first switch alternately enables transmission of the test data from said interface to said SRAM controller and the test results from said track buffer controller to said interface.
9. The test device as claimed in , wherein said first switch enables transmission of the test data from said interface to the digital signal processor and said second switch enables transmission of the test results from the digital signal processor to said track buffer, during a first time period of generating the test results from the test data and storing the test results in said track buffer, and said second switch enables transmission of the test results stored in said track buffer from said track buffer to said track buffer controller and said first switch enables transmission of the test results from said track buffer controller to said interface during a second time period of displaying the test results which have been stored in said track buffer.
claim 6
10. The test device as claimed in , wherein said first switch enables transmission of the test data from said interface to said SRAM controller and said second switch enables transmission of the test results from the digital signal processor to said track buffer, during a first time period of generating the test results from the test data and storing the test results in said track buffer, and said second switch enables transmission of the test results stored in said track buffer from said track buffer to said track buffer controller and said first switch enables transmission of the test results from said track buffer controller to said interface during a second time period of displaying the test results which have been stored in said track buffer.
claim 7
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR97-5084 | 1997-02-20 | ||
KR1997-5084 | 1997-02-20 | ||
KR1019970005084A KR100233722B1 (en) | 1997-02-20 | 1997-02-20 | Apparatus for testing a digital signal process part of digital video disk player |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010023491A1 true US20010023491A1 (en) | 2001-09-20 |
US6370658B2 US6370658B2 (en) | 2002-04-09 |
Family
ID=19497485
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/025,630 Expired - Fee Related US6370658B2 (en) | 1997-02-20 | 1998-02-18 | Device for testing digital signal processor in digital video disc reproducing apparatus |
Country Status (3)
Country | Link |
---|---|
US (1) | US6370658B2 (en) |
KR (1) | KR100233722B1 (en) |
CN (1) | CN1139251C (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9347990B2 (en) | 2013-05-30 | 2016-05-24 | Spreadtrum Communications (Shanghai) Co., Ltd. | Communication device, test system and test method thereof |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1245027B1 (en) * | 1999-12-17 | 2004-09-15 | Thomson Licensing S.A. | USAGE OF AN SDRAM AS STORAGE FOR CORRECTION AND TRACK BUFFERING IN FRONTEND ICs OF OPTICAL RECORDING OR REPRODUCTION DEVICES |
US6912672B2 (en) * | 2000-04-08 | 2005-06-28 | Samsung Electronics Co., Ltd. | Method of verifying defect management area information of disc and test apparatus for performing the same |
US20050172182A1 (en) * | 2004-01-15 | 2005-08-04 | Elias Gedamu | Optimal operational voltage identification for a processor design |
US20050172178A1 (en) * | 2004-01-15 | 2005-08-04 | Elias Gedamu | Cache-testable processor identification |
US20050159925A1 (en) * | 2004-01-15 | 2005-07-21 | Elias Gedamu | Cache testing for a processor design |
CN100340996C (en) * | 2004-03-09 | 2007-10-03 | 华为技术有限公司 | A digit signal processor software debugging information output method |
KR100705891B1 (en) | 2005-09-16 | 2007-04-10 | 주식회사 히타치엘지 데이터 스토리지 코리아 | Apparatus of testing for optical media |
CN102375778B (en) * | 2010-08-17 | 2014-12-31 | 中兴通讯股份有限公司 | Method and system for automatically testing digital signal processor (DSP) |
US8499199B2 (en) | 2010-09-08 | 2013-07-30 | Lsi Corporation | GPU computational assist for drive media waveform generation of media emulators |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5247458A (en) * | 1990-09-11 | 1993-09-21 | Audio Precision, Inc. | Method and apparatus for testing a digital system for the occurrence of errors |
US5511108A (en) * | 1991-05-31 | 1996-04-23 | Itronix Corporation | Apparatus and method for performing and controlling testing of electrical equipment |
US5497381A (en) * | 1993-10-15 | 1996-03-05 | Analog Devices, Inc. | Bitstream defect analysis method for integrated circuits |
US5825572A (en) * | 1994-03-28 | 1998-10-20 | Sony Corporation | Apparatus and method for recording data according to a measured transfer speed |
US5541862A (en) * | 1994-04-28 | 1996-07-30 | Wandel & Goltermann Ate Systems Ltd. | Emulator and digital signal analyzer |
US5642039A (en) * | 1994-12-22 | 1997-06-24 | Wiltron Company | Handheld vector network analyzer |
US5673272A (en) * | 1996-02-13 | 1997-09-30 | Teradyne, Inc. | Apparatus and method for performing digital signal processing in an electronic circuit tester |
US6032247A (en) * | 1996-03-18 | 2000-02-29 | Advanced Micro Devices, Incs. | Central processing unit including APX and DSP cores which receives and processes APX and DSP instructions |
JP3696327B2 (en) * | 1996-03-22 | 2005-09-14 | パイオニア株式会社 | Information recording apparatus and method, and information reproducing apparatus and method |
KR0176585B1 (en) * | 1996-04-04 | 1999-04-15 | 김광호 | Digital signal processor chip inspection device for cd-rom drive |
US5959953A (en) * | 1996-07-03 | 1999-09-28 | Zen Research Nv | Methods and apparatus for performing cross-talk correction in a multi-track optical disk reader based on magnification error |
KR100197622B1 (en) * | 1996-10-24 | 1999-06-15 | 윤종용 | Method discriminating disk and dvd system using it |
KR19980038099U (en) * | 1996-12-18 | 1998-09-15 | 배순훈 | Leveling device of the washing machine |
KR100200770B1 (en) * | 1996-12-20 | 1999-06-15 | 윤종용 | Error correction method and apparatus thereof |
TW334533B (en) * | 1997-06-28 | 1998-06-21 | United Microelectronics Corp | The control circuit apparatus for CD-ROM optical disk driver |
US6016700A (en) * | 1997-10-29 | 2000-01-25 | Krautkramer Branson, Inc. | Signal processing apparatus for ultrasonic flaw detection system |
US6081783A (en) * | 1997-11-14 | 2000-06-27 | Cirrus Logic, Inc. | Dual processor digital audio decoder with shared memory data transfer and task partitioning for decompressing compressed audio data, and systems and methods using the same |
-
1997
- 1997-02-20 KR KR1019970005084A patent/KR100233722B1/en not_active IP Right Cessation
-
1998
- 1998-02-05 CN CNB981043739A patent/CN1139251C/en not_active Expired - Fee Related
- 1998-02-18 US US09/025,630 patent/US6370658B2/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9347990B2 (en) | 2013-05-30 | 2016-05-24 | Spreadtrum Communications (Shanghai) Co., Ltd. | Communication device, test system and test method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN1193240A (en) | 1998-09-16 |
KR19980068480A (en) | 1998-10-26 |
KR100233722B1 (en) | 1999-12-01 |
CN1139251C (en) | 2004-02-18 |
US6370658B2 (en) | 2002-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR19990004544A (en) | Digital video disc high speed playback control device and method | |
US6370658B2 (en) | Device for testing digital signal processor in digital video disc reproducing apparatus | |
US6130988A (en) | Digital video disk player and reproduction control method thereof | |
KR100568110B1 (en) | A compact disk player with an MP3 module and its control method | |
US5896352A (en) | Disc player for playing multiple discs consecutively | |
US5377173A (en) | Jog method for optical disk players having a constant linear velocity | |
KR19980058835A (en) | Disc foreign object detection method of optical disc player | |
KR100199394B1 (en) | Optical disk reproduction apparatus | |
KR100236112B1 (en) | Method to playback a desired position in a disk for use in an optical disk player | |
KR100236113B1 (en) | Method to playback a desired position in a disk for use in an optical disk player | |
KR0181086B1 (en) | Recording method in a compound system of an optical disk player and a video cassette recorder | |
KR100220601B1 (en) | Data processing method for use in a digital video disc recorder | |
KR19980058830A (en) | Section Search Playback Method for Optical Disc Player | |
JPH0373067B2 (en) | ||
KR19980039993A (en) | Improved playback of optical disc players | |
KR19980058834A (en) | Initial stabilization method for optical disc players | |
KR19980075453A (en) | How to Introduce Storage Locations of Optical Disc Players | |
KR980011267A (en) | Video Mr. DiPlayer's way of playing memory | |
KR20000034390A (en) | Reproduction method of a combined cd/vcd reproducing system | |
KR19980058828A (en) | Disc presence determination device of optical disc changer system | |
KR19980039992A (en) | Improved playback method for optical disc players | |
KR19980017223A (en) | Storage Information Processing Method in Optical Disc Changer System | |
KR19980079017A (en) | How to Play an Optical Disc Changer System | |
KR19980079040A (en) | How to play back memory of video compact disc player | |
KR19980079016A (en) | How to Play an Optical Disc Changer System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JEONG, JONG-SIK;REEL/FRAME:009485/0336 Effective date: 19980914 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Expired due to failure to pay maintenance fee |
Effective date: 20140409 |