US20010022529A1 - Data transmission - Google Patents
Data transmission Download PDFInfo
- Publication number
- US20010022529A1 US20010022529A1 US09/810,697 US81069701A US2001022529A1 US 20010022529 A1 US20010022529 A1 US 20010022529A1 US 81069701 A US81069701 A US 81069701A US 2001022529 A1 US2001022529 A1 US 2001022529A1
- Authority
- US
- United States
- Prior art keywords
- input
- differential
- output
- positive
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0292—Arrangements specific to the receiver end
Definitions
- the present invention relates to data transmission, and in particular, to the transmission of data between digital processing elements operating at differing voltage ranges.
- source element In many cases, it is important for one digital processing element, referred to as a “source element,” to provide data to another, referred to as the “target element,” for further processing.
- Another difficulty encountered in transmitting data in this manner is that the signal voltage levels of a source element may not be those expected by the target element. This can occur when, for example, the source and target elements do not share a common power supply or grounding system.
- V CMR common mode range voltage
- a method for coupling a digital signal generated by a digital processing unit by high-pass filtering the differential signal, thereby generating a filtered differential signal is provided.
- the filtered differential signal is then provided to an input of a differential amplifier, the output of which is fed back to the input.
- This output can then be provided to, for example, a densecond digital processing unit, or to a transmission cable.
- the high-pass filtering of the differential signal is achieved by applying a first voltage to a first capacitor and applying a second voltage to a second capacitor. The difference between this first and second voltage defines the differential signal. A resistive shunt is then provided between the first and second capacitors.
- the output of the differential amplifier can be fed back to the input by providing a feedback resistor between the output and the input. This can be achieved by providing a first feedback resistor between a positive output of the differential amplifier and a positive input of the differential amplifier and providing a second feedback resistor between a negative output of the differential amplifier and a negative input of the differential amplifier.
- the invention also includes an interface circuit for coupling a differential signal generated by a digital processing unit.
- Such an interface circuit includes a high-pass filter having a high-pass-filter input for receiving the differential signal and a high-pass-filter output.
- the high-pass filter is coupled to a differential amplifier having a differential-amplifier input in electrical communication with the high-pass-filter output.
- An output of the differential-amplifier is coupled to a resistive feedback-network. This resistive feedback-network provides electrical communication between the differential-amplifier output and the differential-amplifier input.
- FIG. 1 shows the preferred embodiment of the interface isolation circuit of the invention
- FIG. 2 shows a voltage versus time diagram for input and output voltages of the interface circuit
- FIG. 3 shows the interface circuit in an application in an SCI link both in a transmitter and a receiver configuration
- FIG. 4 shows an application of interface circuits in connection with a link controller
- FIG. 5 is a table showing isolator input impedance versus frequency.
- FIG. 1 shows the preferred embodiment of the interface circuit for one bit, which consists of two main parts: a charge coupler CC including two capacitors C C , and a part that is a self latching differential buffer SLDB including a differential amplifier (receiver) and a resistive feedback network including resistors R F1 , R T and R F2 .
- Different types of differential amplifiers may fulfill the requirements set, but in the current implementation of the interface circuit the Motorola ECL in PC MC100E116 ECL is used. This Motorola circuit is of a type with open emitter followers at the output, and therefore a DC biasing resistor R DC is applied to each output.
- power to the differential amplifier is supplied from the output side of the circuit.
- the receiver can also be powered from the input side of the interface circuit. However, if the receiver power is to be supplied in this manner, a DC/DC converter with sufficient isolation capability must be used.
- the resistor network of the self-latching differential buffer also serves as line AC impedance termination, and together with the two capacitors of the charge coupler, as a highpass filter.
- FIG. 2 shows the relation between input and output signals for the interface circuit of FIG. 1, the following remarks should be made.
- the state of the latch output u out is arbitrary. However, at any transient of the input signal u in , u out will stay at or switch to the same state as u in after transition, provided that the rise/fall-time, the transition level and the skew properties of the input signal are all within defined limits.
- the feedback resistors will cause the receiver to act like a Schmitt-trigger, i.e. accelerate the switching.
- the isolation voltage capability u isol is indicated, and may typically have a value of about 500 V.
- the peak-to-peak voltage of the input differential signal is indicated as u inpp , and the remaining symbols shown in FIG. 2 also appear in FIG. 1.
- the interface circuit shown in FIG. 1 is a low-cost circuit that consumes quite moderate power and saves space.
- the circuit exhibits extremely low signal delay, with typical delay values for the implementation shown in FIG. 1 being less than 0.5 ns, and very little skew. It is therefore well suited for parallel transmission, especially for applications like SCI links (scalable coherent interface links, refer to the IEEE standard for scalable coherent interface (SCI) std. 1596-1992).
- SCI links scalable coherent interface links, refer to the IEEE standard for scalable coherent interface (SCI) std. 1596-1992.
- the interface circuit is also excellent for interfacing different signal families, and it eliminates any V CMR problems as discussed in the introductory part of the description. Further, the circuit may easily be designed to withstand 500V, and for special applications, even up to 2000V.
- ECL emitter coupled logic
- PECL pseudo emitter coupled logic
- LVDS low voltage differential signals
- FIG. 3 there is depicted an application of the interface circuit of the invention with an SCI link, with signals as mentioned in the previous section, in order to avoid all the general interfacing problems described in the introduction.
- the interface circuit of the invention comprising the charge coupler section CC and the self latching differential buffer section SLDB, is arranged in respectively a transmitter and a receiver unit which also incorporates a buffer in front of the CC section in the receiver and an optional buffer in the transmitter. Power is supplied through an isolating DC/DC converter in both cases.
- the interface circuit of the invention may be integrated into an EDU device (External Divider Unit, for ring topology) or in a switch (for the case of star topology), or as a separate device to be inserted to the link cable.
- EDU device External Divider Unit, for ring topology
- switch for the case of star topology
- FIG. 3 there is indicated a solution where the transmitter and receiver units are inserted (as one or two “boxes”) between a standard SCI node, indicated at left, and a cable (or two cables) on the right that is connected to some other standard SCI node.
- the transmitter and receiver units may be add-on units to be coupled to the left node by means of the cable connector, and have corresponding cable connector(s) on the right side for mating with the cable. Or, the transmitter and receiver may be added or integrated inside the left node and be a part thereof. Power may be supplied from the closest node through the cable connector, or from an attached power supply. If the transmitter is instead connected to the SCI link on the left side of the drawing through a cable (not shown in FIG.
- a buffer has to be applied prior to the CC section (such a buffer is indicated by dotted lines). Otherwise, if the transmitter circuitry is integrated in the node circuitry as mentioned above, or is directly connected thereto via a plug, this buffer may be omitted.
- a buffer In the receiver section shown in FIG. 3, where a cable is connected on the right side, a buffer must of course be used to restore signal quality on the input side.
- FIG. 4 shows another application example where the interface circuit of the invention is used. This is an application with a link controller, and the drawing shows one out of eighteen bits, in each direction. Practical component values are also indicated in the drawing, and with these component values the relation between isolator input impedance and frequency will be as indicated in FIG. 5.
- the dashed lines indicate the separation between different systems, i.e., the isolation borders.
- the left “node circuitry” is the same as the left part of FIG. 3, i.e., to the left of the “wall” having slanted lines in FIG. 3.
- the top part of FIG. 4 shows a transmitter, and the lower part shows a receiver, as in FIG. 3. There are plugs on the far right side, indicating an integrated construction as mentioned above.
- the link controller With the components selected as shown, and for the high signal frequencies of interest, the link controller will see an impedance quite near the desired 100 ohm value when looking toward the transmitter, while the isolating effect for low frequencies will be quite sufficient, in the megaohm range at DC. This effect appears clearly from FIG. 5.
Abstract
A method for coupling a differential signal generated by a digital processing unit includes high-pass filtering the differential signal. The filtered output of the high-pass filter is then provided to an input of a differential amplifier, the output of which is fed back to the input of the differential amplifier.
Description
- This application is a divisional application of copending U.S. application Ser. No. 08/894,188, filed on Aug. 14, 1997, the contents of which are herein incorporated by reference.
- The present invention relates to data transmission, and in particular, to the transmission of data between digital processing elements operating at differing voltage ranges.
- In many cases, it is important for one digital processing element, referred to as a “source element,” to provide data to another, referred to as the “target element,” for further processing.
- One difficulty encountered in transmitting data in this manner is that any noise in the output signal of the source element is passed on to the target element. This can result in spurious errors in processing carried out by the target element.
- Another difficulty encountered in transmitting data in this manner is that the signal voltage levels of a source element may not be those expected by the target element. This can occur when, for example, the source and target elements do not share a common power supply or grounding system.
- One approach to transmitting data between a source and a target element is to transmit a differential signal. However, a difficulty in doing so is that the common mode range, which is the limited voltage range within which the signals must be kept, is often only 2V, with the upper limit at the most positive voltage (Vcc). For PECL (pseudo emitter coupled logic) or LVDS (low voltage differential signals) systems having power supplies, variations in the supply voltage, even when well within specifications, may cause the common mode range voltage (VCMR) to exceed limits. A voltage drop on ground wires between the systems, caused by return current of other interfaces, electrostatic discharge, or ground currents of any source and frequency, may often also cause the common mode range voltage to exceed these limits. Although an excursion beyond the VCMR limits will cause permanent damage to a device in only extreme cases, such excursions are very likely to cause data errors.
- In some cases, there may be a missing ground connection between the source and the target. This can result in particularly large potential differences between the source and the target. In extreme cases, with 220V mains and a grounding error in both systems, the peak-to-peak voltage between the systems may exceed 300V.
- In accordance with the invention, there is provided a method for coupling a digital signal generated by a digital processing unit by high-pass filtering the differential signal, thereby generating a filtered differential signal. The filtered differential signal is then provided to an input of a differential amplifier, the output of which is fed back to the input. This output can then be provided to, for example, a densecond digital processing unit, or to a transmission cable.
- In one practice of the invention, the high-pass filtering of the differential signal is achieved by applying a first voltage to a first capacitor and applying a second voltage to a second capacitor. The difference between this first and second voltage defines the differential signal. A resistive shunt is then provided between the first and second capacitors.
- The output of the differential amplifier can be fed back to the input by providing a feedback resistor between the output and the input. This can be achieved by providing a first feedback resistor between a positive output of the differential amplifier and a positive input of the differential amplifier and providing a second feedback resistor between a negative output of the differential amplifier and a negative input of the differential amplifier.
- The invention also includes an interface circuit for coupling a differential signal generated by a digital processing unit. Such an interface circuit includes a high-pass filter having a high-pass-filter input for receiving the differential signal and a high-pass-filter output. The high-pass filter is coupled to a differential amplifier having a differential-amplifier input in electrical communication with the high-pass-filter output. An output of the differential-amplifier is coupled to a resistive feedback-network. This resistive feedback-network provides electrical communication between the differential-amplifier output and the differential-amplifier input.
- These and other features and advantages of the invention will be apparent from the following description and the accompanying drawings in which:
- FIG. 1 shows the preferred embodiment of the interface isolation circuit of the invention,
- FIG. 2 shows a voltage versus time diagram for input and output voltages of the interface circuit,
- FIG. 3 shows the interface circuit in an application in an SCI link both in a transmitter and a receiver configuration,
- FIG. 4 shows an application of interface circuits in connection with a link controller and
- FIG. 5 is a table showing isolator input impedance versus frequency.
- FIG. 1 shows the preferred embodiment of the interface circuit for one bit, which consists of two main parts: a charge coupler CC including two capacitors CC, and a part that is a self latching differential buffer SLDB including a differential amplifier (receiver) and a resistive feedback network including resistors RF1, RT and RF2. Different types of differential amplifiers may fulfill the requirements set, but in the current implementation of the interface circuit the Motorola ECL in PC MC100E116 ECL is used. This Motorola circuit is of a type with open emitter followers at the output, and therefore a DC biasing resistor RDC is applied to each output.
- In FIG. 1, power to the differential amplifier is supplied from the output side of the circuit. The receiver can also be powered from the input side of the interface circuit. However, if the receiver power is to be supplied in this manner, a DC/DC converter with sufficient isolation capability must be used.
- It should be noted that the resistor network of the self-latching differential buffer also serves as line AC impedance termination, and together with the two capacitors of the charge coupler, as a highpass filter.
- Referring to FIG. 2, which shows the relation between input and output signals for the interface circuit of FIG. 1, the following remarks should be made. Initially, after power up, the state of the latch output uout is arbitrary. However, at any transient of the input signal uin, uout will stay at or switch to the same state as uin after transition, provided that the rise/fall-time, the transition level and the skew properties of the input signal are all within defined limits. The feedback resistors will cause the receiver to act like a Schmitt-trigger, i.e. accelerate the switching. The isolation voltage capability uisol is indicated, and may typically have a value of about 500 V. The peak-to-peak voltage of the input differential signal is indicated as uinpp, and the remaining symbols shown in FIG. 2 also appear in FIG. 1.
- One notes, when looking at FIG. 2, that the voltages (e.g. urec−) on the input side of the differential amplifier react very rapidly to a change in uin+ and uin−, i.e., the voltage rise of urec− is accelerated due to positive feedback. As clearly appears, urec− overshoots somewhat before finding a new stable value, since urec− will be a sum of a signal arriving from the input capacitors and a signal fed back (and divided down) by the feedback network from the amplifier output.
- It is to be noted that the interface circuit shown in FIG. 1 is a low-cost circuit that consumes quite moderate power and saves space. The circuit exhibits extremely low signal delay, with typical delay values for the implementation shown in FIG. 1 being less than 0.5 ns, and very little skew. It is therefore well suited for parallel transmission, especially for applications like SCI links (scalable coherent interface links, refer to the IEEE standard for scalable coherent interface (SCI) std. 1596-1992). The interface circuit is also excellent for interfacing different signal families, and it eliminates any VCMR problems as discussed in the introductory part of the description. Further, the circuit may easily be designed to withstand 500V, and for special applications, even up to 2000V.
- There are three different families of differential signals which are of current interest for application with the interface circuit of the present invention. These families are: emitter coupled logic (ECL), pseudo emitter coupled logic (PECL) and low voltage differential signals (LVDS). The same circuitry may also be used with any other signal families having a typical signal swing in the range of 400 mV to 1V, rise and fall times of 250 ps to 2 ns, and maximum differential skew of 500 ps. With adapted components and component values, the principle of the circuit may be applied to any digital differential signal system.
- In FIG. 3, there is depicted an application of the interface circuit of the invention with an SCI link, with signals as mentioned in the previous section, in order to avoid all the general interfacing problems described in the introduction. The interface circuit of the invention, comprising the charge coupler section CC and the self latching differential buffer section SLDB, is arranged in respectively a transmitter and a receiver unit which also incorporates a buffer in front of the CC section in the receiver and an optional buffer in the transmitter. Power is supplied through an isolating DC/DC converter in both cases. The interface circuit of the invention may be integrated into an EDU device (External Divider Unit, for ring topology) or in a switch (for the case of star topology), or as a separate device to be inserted to the link cable. In FIG. 3, there is indicated a solution where the transmitter and receiver units are inserted (as one or two “boxes”) between a standard SCI node, indicated at left, and a cable (or two cables) on the right that is connected to some other standard SCI node. The transmitter and receiver units may be add-on units to be coupled to the left node by means of the cable connector, and have corresponding cable connector(s) on the right side for mating with the cable. Or, the transmitter and receiver may be added or integrated inside the left node and be a part thereof. Power may be supplied from the closest node through the cable connector, or from an attached power supply. If the transmitter is instead connected to the SCI link on the left side of the drawing through a cable (not shown in FIG. 3), thus receiving signals of reduced quality, a buffer has to be applied prior to the CC section (such a buffer is indicated by dotted lines). Otherwise, if the transmitter circuitry is integrated in the node circuitry as mentioned above, or is directly connected thereto via a plug, this buffer may be omitted.
- In the receiver section shown in FIG. 3, where a cable is connected on the right side, a buffer must of course be used to restore signal quality on the input side.
- In FIG. 3, Vref is the signal reference voltage of the signal type in question, i.e. for PECL signals Vref is Vcc=+5V, for ECL signals Vref is Vcc=OV, and for LVDS signals Vref is +2V, provided by dividing from Vcc.
- FIG. 4 shows another application example where the interface circuit of the invention is used. This is an application with a link controller, and the drawing shows one out of eighteen bits, in each direction. Practical component values are also indicated in the drawing, and with these component values the relation between isolator input impedance and frequency will be as indicated in FIG. 5. The dashed lines indicate the separation between different systems, i.e., the isolation borders. The left “node circuitry” is the same as the left part of FIG. 3, i.e., to the left of the “wall” having slanted lines in FIG. 3. The top part of FIG. 4 shows a transmitter, and the lower part shows a receiver, as in FIG. 3. There are plugs on the far right side, indicating an integrated construction as mentioned above.
- With the components selected as shown, and for the high signal frequencies of interest, the link controller will see an impedance quite near the desired 100 ohm value when looking toward the transmitter, while the isolating effect for low frequencies will be quite sufficient, in the megaohm range at DC. This effect appears clearly from FIG. 5.
Claims (30)
1. A method for coupling a differential signal generated by a digital processing unit, said method comprising:
high-pass filtering said differential signal, thereby generating a filtered differential signal;
providing said filtered differential signal to an input of a differential amplifier; and
feeding an output of said differential amplifier back to said input.
2. The method of , further comprising providing said output of said differential amplifier to a second digital processing unit.
claim 1
3. The method of , further comprising providing said output of said differential amplifier to a transmission cable.
claim 1
4. The method of , wherein high-pass filtering said differential signal comprises
claim 1
applying a first voltage to a first capacitor;
applying a second voltage to a second capacitor, a difference between said first and second voltage defining said differential signal; and
providing a resistive shunt between said first and second capacitors.
5. The method of , wherein feeding an output of said differential amplifier back to said input comprises providing a feedback resistor between said output and said input.
claim 1
6. The method of , wherein feeding an output of said differential amplifier back to said input comprises connecting said output directly to said input through a feedback resistor.
claim 1
7. The method of , wherein feeding an output of said differential amplifier back to said input comprises:
claim 1
providing a first feedback resistor between a positive output of said differential amplifier and a positive input of said differential amplifier; and
providing a second feedback resistor between a negative output of said differential amplifier and a negative input of said differential amplifier.
8. The method of , wherein providing said filtered differential signal to an input of a differential amplifier comprises:
claim 1
providing a first input signal to a positive input of said differential amplifier; and
providing a second input signal to a negative input of said differential amplifier, a difference between said first and second input signals defining said filtered differential signal.
9. A method for interfacing digital processing units, said digital processing units communicating by means of a differential signal, said differential signal being communicated via a line pair having one positive-signal input line and one negative-signal input line, said method comprising:
providing said differential signal to a charge-coupler input stage;
providing an output of said charge-coupler input stage to an input of a self-latching differential-buffer stage;
providing resistive positive feedback between an output of said self-latching differential-buffer stage and said input of said self-latching differential-buffer stage.
10. The method of , wherein providing said differential signal to a charge-coupler input stage comprises:
claim 9
providing a first capacitor for said positive-signal input line; and
providing a second capacitor for said negative-signal input line.
11. The method of , wherein providing an output of said charge-coupler input stage to an input of a self-latching differential-buffer stage comprises providing a differential amplifier having
claim 9
a first input terminal connected to said first capacitor,
a second input terminal connected to said second capacitor,
a positive output terminal, and
a negative output terminal.
12. The method of , wherein providing a resistive positive feedback between an output of said self-latching differential-buffer stage and said input of said self-latching differential-buffer stage comprises:
claim 11
providing a first feedback resistor connecting said positive output terminal with said positive input terminal; and
providing a second feedback resistor connecting said negative output terminal and said negative input terminal.
13. The method of , further comprising providing a cross-coupled resistor connected between said first input terminal and said second input terminal.
claim 11
14. The method of , wherein providing said resistive positive feedback network comprises:
claim 11
connecting a first resistor directly between said positive input terminal and said positive output terminal; and
connecting a second resistor directly between said negative input terminal and said negative output terminal;
15. A method for interfacing digital processing units communicating by means of differential signals, one of the differential signals being communicated by a line pair having a positive-signal input line and a negative-signal input line, said method comprising:
connecting said line pair to a charge-coupler input stage, said charge-coupler input stage including
a first capacitor for connection to said positive-signal input line,
and a second capacitor for connection to said negative-signal input line;
connecting an output of said charge-coupler input stage to a self-latching differential-buffer stage connected directly after said charge-coupler input stage, said self-latching differential-buffer stage including a differential amplifier having
a positive input connected to said first capacitor,
a negative input connected to said second capacitor,
a positive output,
a negative output,
open emitter followers,
a first DC biasing resistor connected between said positive output and a fixed supply voltage line, and
a second DC biasing resistor connected between said negative output and said fixed supply voltage line; and
providing feedback to said positive and negative inputs by connecting, through a resistive positive feedback network,
said positive output of said differential amplifier to said positive input of said differential amplifier, and
said negative output of said differential amplifier to said negative input of said differential amplifier.
16. A method for interfacing digital processing units communicating by means of differential signals communicated by a line pair having a positive-signal input line and a negative-signal input line, said method comprising:
connecting said line pair to a charge-coupler input stage, said charge-coupler input stage including
a first capacitor for connection to said positive-signal input line,
and a second capacitor for connection to said negative-signal input line;
connecting an output of said charge-coupler input stage to a self-latching differential-buffer stage connected directly after said charge-coupler input stage, said self-latching differential-buffer stage including a differential amplifier having
a positive input connected to said first capacitor,
a negative input connected to said second capacitor,
a positive output,
a negative output,
open emitter followers, and
a first DC biasing resistor connected between said positive output and a fixed supply voltage line, and
a second DC biasing resistor connected between said negative output and said fixed supply voltage line; and
providing feedback to said positive input and to said negative input by connecting, through a resistive positive feedback network, said resistive positive feedback network including
a first resistor directly connecting said positive output of said differential amplifier to said positive input of said differential amplifier, and
a second resistor directly connecting said negative output of said differential amplifier to said negative input of said differential amplifier.
17. A method of transforming a differential input signal into a differential output signal, said method comprising:
applying said differential input signal to a pair of input terminals;
coupling said differential input signal to a pair of differential-amplifier inputs through a pair of a-c coupling capacitors, each of said a-c coupling capacitors being coupled between a corresponding one of the pair of input terminals and a corresponding one of the pair of differential-amplifier inputs
passing a feedback signal from a pair of differential-amplifier outputs to said differential-amplifier inputs through a resistive positive feedback network, said resistive positive feedback network having:
a pair of feedback resistors, each one being coupled between a corresponding one of the pair of inputs of the differential amplifier and a corresponding one of the pair of outputs of the differential amplifier in a positive feedback arrangement; and
a cross-coupled resistor connected between the pair of inputs of the differential amplifier; and
providing a differential output signal through said pair of differential-amplifier outputs.
18. An interface circuit for signal transfer and galvanic isolation between digital processing units or between a digital processing unit and a transmission cable, said digital processing units communicating by means of differential signals, one of the differential signals being communicated via a line pair comprising one positive and one negative signal input line, said interface circuit comprising
a charge coupler input stage including one respective capacitor for each respective of said positive and negative signal input lines, at input end of said interface circuit, characterized by
a self-latching differential buffer stage connected directly after said input stage, said self-latching differential buffer stage comprising a differential amplifier having a pair of input terminals connected directly to respective ones of said capacitors, said amplifier having a pair of output terminals for producing a differential output signal, and a resistive positive feedback network comprising a pair of feedback resistors each one being coupled between a corresponding one of the pair of input terminals and a corresponding one of the pair of output terminals in a positive feedback arrangement and a cross-coupled resistor connected between the input terminals of the amplifier.
19. The interface circuit of , characterized in that the resistive network comprises a resistor connected directly between each respectively positive input and output terminal and each respectively negative input and output terminal of said differential amplifier.
claim 18
20. An interface circuit for signal transfer and galvanic isolation between digital processing units or between a digital processing unit and a transmission cable, said digital processing units communicating by means of differential signals, one of the differential signals being communicated via a line pair comprising one positive and one negative signal input line, said interface circuit comprising a charge coupler input stage including one respective capacitor for each respective of said positive and negative signal input lines, at input end of said interface circuit, characterized by a self-latching differential buffer stage connected directly after said input stage, said self-latching differential buffer stage comprising a differential amplifier having its respective inputs connected directly to respective ones of said capacitors, and a resistive positive feedback network connected between the input and output terminals of the amplifier; and
wherein said differential amplifier is of a type having open emitter followers and has DC biasing resistors connected between each amplifier output and a fixed supply voltage line.
21. An interface circuit for signal transfer and galvanic isolation between digital processing units or between a digital processing unit and a transmission cable, said digital processing units communicating by means of differential signals, one of the differential signals being communicated via a line pair comprising one positive and one negative signal input line, said interface circuit comprising a charge coupler input stage including one respective capacitor for each respective of said positive and negative signal input lines, at input end of said interface circuit, characterized by a self-latching differential buffer stage connected directly after said input stage, said self-latching differential buffer stage comprising a differential amplifier having its respective inputs connected directly to respective ones of said capacitors, and a resistive positive feedback network connected between the input and output terminals of the amplifier; and
wherein the resistive network comprises a resistor connected directly between each respectively positive input and output and each respectively negative input and output of said differential amplifier and
wherein said differential amplifier is of a type having open emitter followers and has DC biasing resistors connected between each amplifier output and a fixed supply voltage line.
22. An interface circuit, comprising:
a pair of input terminals for receiving a differential input signal;
a pair of output terminals for producing a differential output signal;
a differential amplifier having a pair of inputs and a pair of outputs;
a pair of a-c coupling capacitors each one being coupled between a corresponding one of the pair of input terminals and a corresponding one of the differential-amplifier inputs; and
resistive positive feedback network comprising:
a pair of feedback resistors each one being coupled between a corresponding one of the pair of inputs of the differential amplifier and a corresponding one of the pair of outputs of the differential amplifier in a positive feedback arrangement;
a cross-coupled resistor connected between the pair of inputs of the differential amplifier.
23. An interface circuit for coupling a differential signal generated by a digital processing unit, said interface circuit comprising:
a high-pass filter having a high-pass-filter input for receiving said differential signal and a high-pass-filter output;
a differential amplifier having a differential-amplifier input in electrical communication with said high-pass-filter output, and a differential-amplifier output; and
a resistive feedback-network providing electrical communication between said differential-amplifier output and said differential-amplifier input.
24. The interface circuit of , wherein said differential-amplifier output is configured for communication to a second digital processing unit.
claim 23
25. The interface circuit of , wherein said differential-amplifier output is configured for communication to a transmission cable.
claim 23
26. The interface circuit of , wherein said high-pass filter comprises:
claim 23
a first capacitor for connection to a first voltage;
a second capacitor for connection to a second voltage, a difference between said first and second voltage defining said differential signal; and
a resistive shunt between said first and second capacitors.
27. The interface circuit of , wherein said resistive feedback-network comprises a feedback resistor between said differential-amplifier output and said differential-amplifier input.
claim 23
28. The interface circuit of , wherein said resistive feedback-network comprises a feedback resistor directly connecting said differential-amplifier output and said differential-amplifier input.
claim 23
29. The interface circuit of , wherein said differential-amplifier output comprises a positive input and a negative input, said differential-amplifier input comprises a positive input and a negative input, and wherein said resistive feedback-network comprises:
claim 23
a first feedback resistor between said positive output and said positive input of said differential amplifier; and
a second feedback resistor between said negative output and said negative input.
30. The interface circuit of , wherein providing said filtered differential signal to an input of a differential amplifier comprises:
claim 23
providing a first input signal to a positive input of said differential amplifier; and
providing a second input signal to a negative input of said differential amplifier, a difference between said first and second input signals defining said filtered differential signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/810,697 US6459323B2 (en) | 1997-08-14 | 2001-03-16 | Interface isolator and method for communication of differential digital signals |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US89418897A | 1997-08-14 | 1997-08-14 | |
US09/810,697 US6459323B2 (en) | 1997-08-14 | 2001-03-16 | Interface isolator and method for communication of differential digital signals |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US89418897A Division | 1997-08-14 | 1997-08-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010022529A1 true US20010022529A1 (en) | 2001-09-20 |
US6459323B2 US6459323B2 (en) | 2002-10-01 |
Family
ID=25402731
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/810,697 Expired - Fee Related US6459323B2 (en) | 1997-08-14 | 2001-03-16 | Interface isolator and method for communication of differential digital signals |
Country Status (1)
Country | Link |
---|---|
US (1) | US6459323B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6999518B1 (en) * | 2000-05-05 | 2006-02-14 | Industrial Technology Research Institute | Receiver and transmission in a transmission system |
KR100723535B1 (en) | 2006-07-19 | 2007-05-30 | 삼성전자주식회사 | Receiver for reducing intersymbol interference of channel and for compensating signal gain loss |
EP2683124A1 (en) * | 2012-07-05 | 2014-01-08 | Siemens Aktiengesellschaft | Transmission/reception device and use in an automation system |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6597731B1 (en) * | 2000-03-17 | 2003-07-22 | Nvision, Inc. | Circuit for processing a digital data signal |
DE10255642B4 (en) * | 2002-11-28 | 2006-07-13 | Infineon Technologies Ag | Method and device for outputting a digital signal |
US7349465B2 (en) * | 2003-11-21 | 2008-03-25 | Analog Devices, Inc. | Line interface system |
US7679396B1 (en) | 2004-07-07 | 2010-03-16 | Kao Richard F C | High speed integrated circuit |
US7102380B2 (en) * | 2004-07-07 | 2006-09-05 | Kao Richard F C | High speed integrated circuit |
US7719380B2 (en) * | 2004-08-17 | 2010-05-18 | Hewlett-Packard Development Company, L.P. | AC coupling circuit |
US7732889B2 (en) * | 2007-05-24 | 2010-06-08 | Akros Silicon Inc. | Capacitor structure in a semiconductor device |
US20080279288A1 (en) * | 2007-05-11 | 2008-11-13 | Philip John Crawley | Digital Isolator Interface with Process Tracking |
CN103119801B (en) * | 2010-09-22 | 2015-05-20 | 惠普发展公司,有限责任合伙企业 | Modular interface systems and methods |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3260947A (en) | 1963-11-01 | 1966-07-12 | North American Aviation Inc | Differential current amplifier with common-mode rejection and multiple feedback paths |
US3699469A (en) | 1970-01-02 | 1972-10-17 | Statham Instrument Inc | Differential amplifier |
US3883816A (en) | 1974-03-11 | 1975-05-13 | Sperry Rand Corp | Differential amplifier |
JPS54151362A (en) | 1978-05-19 | 1979-11-28 | Nec Corp | Pulse converter |
JPS60134543A (en) | 1983-12-22 | 1985-07-17 | Sharp Corp | Contactless type data transfer system |
US4570034A (en) | 1984-06-18 | 1986-02-11 | Novation, Inc. | Phone line ring signal detection circuit |
US4573168A (en) | 1984-08-31 | 1986-02-25 | Sperry Corporation | Balanced bidirectional or party line transceiver accommodating common-mode offset voltage |
US4926135A (en) | 1988-06-08 | 1990-05-15 | U.S. Philips Corporation | Balanced integrator-filter arrangement |
DE69018187T2 (en) | 1989-10-03 | 1995-11-02 | Philips Electronics Nv | Push-pull filter circuit. |
JP2906832B2 (en) * | 1992-05-29 | 1999-06-21 | 日本電気株式会社 | Fully differential analog circuit |
US5300896A (en) | 1992-10-16 | 1994-04-05 | Suesserman Michael F | Bootstrapped, AC-coupled differential amplifier |
US5412346A (en) | 1993-12-13 | 1995-05-02 | At&T Corp. | Variable gain voltage signal amplifier |
US5539333A (en) | 1995-01-23 | 1996-07-23 | International Business Machines Corporation | CMOS receiver circuit |
FR2733647B1 (en) | 1995-04-26 | 1997-07-18 | Sgs Thomson Microelectronics | SECOND ORDER DIFFERENTIAL ACTIVE FILTER |
-
2001
- 2001-03-16 US US09/810,697 patent/US6459323B2/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6999518B1 (en) * | 2000-05-05 | 2006-02-14 | Industrial Technology Research Institute | Receiver and transmission in a transmission system |
KR100723535B1 (en) | 2006-07-19 | 2007-05-30 | 삼성전자주식회사 | Receiver for reducing intersymbol interference of channel and for compensating signal gain loss |
EP2683124A1 (en) * | 2012-07-05 | 2014-01-08 | Siemens Aktiengesellschaft | Transmission/reception device and use in an automation system |
Also Published As
Publication number | Publication date |
---|---|
US6459323B2 (en) | 2002-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8175172B2 (en) | High speed digital galvanic isolator with integrated low-voltage differential signal interface | |
US7557633B2 (en) | High speed analog envelope detector | |
US6459323B2 (en) | Interface isolator and method for communication of differential digital signals | |
US7113759B2 (en) | Controller area network transceiver having capacitive balancing circuit for improved receiver common-mode rejection | |
US20020152340A1 (en) | Pseudo-differential parallel source synchronous bus | |
US7362796B2 (en) | Signal relay circuit for securing amplitude of voltage of transmitting signals | |
US7889752B2 (en) | Dual ported network physical layer | |
US6310410B1 (en) | Method and apparatus for reducing source voltage deviation in hot plug applications | |
EP0811287B1 (en) | Interface isolator circuit for differential signals | |
EP1068667B1 (en) | MULTI-Gb/s DATA PULSE RECEIVER | |
US6944239B2 (en) | CMOS receiver for simultaneous bi-directional links | |
US6348817B2 (en) | Complementary current mode driver for high speed data communications | |
USRE44134E1 (en) | Universal input apparatus | |
US7451356B2 (en) | Apparatus for configuring network media connections | |
US8251721B2 (en) | Active connector | |
WO2024005007A1 (en) | Cable | |
US3983324A (en) | Full duplex driver/receiver | |
US6693465B1 (en) | Open input sense for differential receiver | |
US8199797B2 (en) | Transceiving apparatus and transceiving system of low turn-around voltage | |
US7408994B1 (en) | AC coupling system for wide band digital data with dynamic AC load | |
US8577297B2 (en) | Signal transceiving circuit and noise reduction circuit | |
US6130812A (en) | Protection circuit for high speed communication | |
JPH04367139A (en) | Signal transmission circuit with output protection circuit | |
CN116781061A (en) | Common mode level conversion circuit and chip | |
WO1990010345A1 (en) | Star data network with logical ring function preferably using token access |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20141001 |