US20010009529A1 - Column select latch for SDRAM - Google Patents
Column select latch for SDRAM Download PDFInfo
- Publication number
- US20010009529A1 US20010009529A1 US09/813,185 US81318501A US2001009529A1 US 20010009529 A1 US20010009529 A1 US 20010009529A1 US 81318501 A US81318501 A US 81318501A US 2001009529 A1 US2001009529 A1 US 2001009529A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- column
- signal
- address
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Definitions
- the present invention relates generally to synchronous memory devices and in particular the present invention relates to memory array access signals.
- Synchronous dynamic random access memory (SDRAM) devices operate by accessing memory cells in synchronization with a clock signal.
- the access speed of the device is therefore dependant upon the frequency of the clock.
- An increase in the clock frequency therefore, will increase access speed.
- a problem is experienced when the clock frequency exceeds the process speed of internal memory cell access operations. For example, to access a column of a memory array, an address signal is decoded and column select circuitry is activated.
- a problem is experienced when the clock frequency exceeds the time needed to complete an access operation of a previous memory column. Thus, if an access is not completed prior to decoding a new column address, the currently accessed column may be pre rely closed.
- the column address decode operation can be pipelined. Additionally, a column select latch can be used to latch a currently accessed memory column while the address of a new column is concurrently decoded, see 250 Mbyte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture, Nagase et al., ______( 19 ______) incorporated herein by reference.
- the problem with this type of column decode and select circuitry is that a column is selected when a new select signal is latched. Thus, a new address must either be delayed from being latched until a current column access operation is completed, or slower clock frequencies must be used.
- Nagase et al. describes an SDRAM which uses a latch connected between a column decode circuit and the memory array. Thus, 256 latch circuits are required in a memory having eight address lines.
- a synchronous memory which latches a decoded column select signal.
- the memory further provides an enable control for coupling the column select signal to a column of memory.
- the present invention describes a synchronous memory device comprising a memory array of memory cells, the memory cells being arranged in addressable rows and columns, and address inputs for receiving a plurality of address signals.
- a column decode circuit is provided for decoding the plurality of address inputs and producing an output signal identifying a column of the memory array.
- a latch circuit is coupled to the column decode circuit for latching the output signal.
- a coupling circuit is electrically located between the latch circuit and a column select circuit. The coupling circuit electrically isolating the latch circuit from the column select circuit in response to an enable signal.
- a synchronous memory device comprises a memory array of memory cells, the memory cells being arranged in addressable rows and columns, and address inputs for receiving a plurality of address signals.
- a first column decode circuit is provided for decoding some of the plurality of address inputs and producing a first output signal.
- a latch circuit is coupled to the first column decode circuit for latching the first output signal.
- a second column decode circuit for decoding some of the plurality of address inputs, and an enable circuit is coupled to the second column decode circuit and an enable signal, the enable circuit producing a second output signal.
- a coupling circuit is electrically located between the latch circuit and a column select circuit. The coupling circuit electrically isolating the latch circuit from the column select circuit in response to the second output signal.
- a method of selecting a column of memory cells in a synchronous memory device comprises the steps of receiving a plurality of address signals on address input lines, and decoding the plurality of address signals to identify a column of memory cells.
- a column select signal is produced in response to the decoded plurality of address signals.
- the column select signal is latched, and coupled to a column select circuit in response to an enable signal.
- a method of selecting a column of memory cells in a synchronous memory device comprises the steps of receiving a plurality of address signals on address input lines, and decoding some of the plurality of address signals to produce a first decoded signal. Additional ones of the plurality of address signals are decoded to produce a second decoded signal. The first decoded signal is latched, and a column select signal is produced in response to the first decoded signal, the second decoded signal, and an enable signal.
- FIG. 1 is a block diagram of a SDRAM of the present invention
- FIG. 2 is a block diagram of a decoding circuit
- FIG. 3 shows a pair of input/output lines and digit lines
- FIG. 4 is a schematic diagram of an address column decode circuit of the present invention.
- FIG. 5 is a schematic diagram of another address column decode circuit of the present invention.
- FIG. 6 is a timing diagram of a pipelined read operation
- FIG. 7 is a schematic diagram of another address column decode circuit of the present invention.
- a typical SDRAM 10 is illustrated in FIG. 1.
- the memory has an array 20 of dynamic memory cells arranged in two banks.
- the memory cells are accessed in response to an address signal provided on address lines 28 using row 22 and column 24 decode circuitry.
- a bank select circuit 26 is used to select one of the two array banks in response to an address provided on address lines 28 .
- Input/output buffers 30 are provided for bi-directional data communication via data communication lines 32 .
- Control circuitry 32 regulates the SDRAM operations in response to control signals which include, but are not limited to, a Clock (CLK), Row Access Strobe (RAS*), Column Access Strobe (CAS*), Write Enable (WE*), and Clock Enable (CKE).
- An external processor is provided for both bi-directional data communication and control with the memory.
- FIG. 2 is a block diagram of typical decoding circuitry used to decode a column address of a memory array.
- an address provided on address lines 28 is decoded by column decode circuitry, latched, and used to activate column select circuit 33 (isolation transistors) which in turn activates a column of the memory array.
- column select circuit 33 isolation transistors
- the decode circuitry is used to access one of 256 memory array columns.
- a total of 256 latches and column select signals are required to individually access all of the memory columns. Further, a new column is immediately accessed when a new column address is latched.
- FIG. 3 generally illustrates a pair of I/O lines which can be selectively connected to a digit line pair by column select circuitry 33 .
- the digit line pair as known to those skilled in the art, is coupled to memory cells 35 and sense amplifier circuitry.
- I/O communication line pairs which are coupled to an accessed memory column.
- These lines typically carry complimentary signals. To minimize communication timing, therefore, the I/O lines are equilibrated to a predetermined voltage level.
- FIG. 4 one embodiment of address column decode circuitry of memory 10 is illustrated.
- Column decode circuitry 24 decodes address signals provided on external address lines 28 .
- the decoded address is then coupled to latch circuit 42 via isolation switch 40 .
- the signal provided at Node A is one of 256 possible outputs of the column decode circuit, assuming a 256 column memory array.
- a coupling circuit 44 and column select circuit 45 are provided to connect an addressed column of the memory array to complementary input/output (I/O) data lines, as described above.
- I/O complementary input/output
- the coupling circuit 44 can be an AND logic gate as illustrated in FIG. 5 where one of the AND inputs is a signal latched by latch circuit 42 (Node B) and the second input is an Enable signal having active and inactive states. The output of the coupling circuit (Node C), therefore, is held constant while the Enable signal is inactive.
- Latch circuit 42 includes a feedforward inverter 43 a and a feedback inverter 43 b .
- the feedback inverter is preferably fabricated as a long-L device so that the feedforward inverter is tripped easier.
- a precharge transistor 47 is included to set the latch input at a high state.
- the precharge transistor and long-L design can be included in any of the circuits described in FIGS. 4 and 7.
- the output signal of inverter 49 is coupled to an isolation transistor of an input/output communication line.
- FIG. 6 illustrates a timing diagram of a burst read operation of the memory circuit of FIGS. 1 and 4 having a clock latency of 3. It will be appreciated that many different read operations can be performed and that the specific read operation of FIG. 5 is provided to help illustrate the present invention.
- a row address is latched and a row of the memory array is accessed in response to both an active RAS* signal and address signals provided on the address lines 28 .
- CAS* transitions low and on the fourth clock high transition (C 4 ) a column address is latched and decoded by column decode circuitry 38 .
- a column address signal will “ripple” through the column decode circuit and provide an appropriate signal at one of a plurality of outputs, for example 256 outputs in a 256 column memory.
- One of the outputs is illustrated and labeled Node A in FIG. 4.
- the isolation switch 40 is open, or inactive, while the column address is being decoded.
- the isolation switch is activated and the signal on Node A is latched at Node B by latch circuit 42 .
- the isolation switch is activated, the coupling circuit 41 is turned off using the Enable signal such that Nodes B and C are electrically isolated.
- Node C is pulled low by the coupling circuit 44 so that all columns of the memory array are deactivated.
- This deactivation period is an ideal time for equilibrating the I/O lines to a predetermined voltage prior to accessing a new column of the array.
- the Enable signal transitions to an active state to couple Node B to Node C.
- Data stored in the addressed memory column is connected to the I/O lines and latched by buffer circuit 30 .
- the data is then output on DQ lines 32 at clock signal C 6 .
- a new column address provided by the burst counter 39 is rippling through column decoder 38 . This new column address is ultimately latched by latch 42 and coupled to Node C as explained above.
- a column address therefore, is decoded, latched and coupled to column select circuitry in three steps.
- the column address is pipelined to allow faster clock frequencies and a new column is not accessed until a previous column read/write operation is completed. Further, while the new address is being latched the data I/O lines can be equilibrated to increase the speed of data transfer over the I/O lines.
- the column decode circuitry 24 is separated in a hierarchical manner such that a complete column decode is not latched by latch circuit 42 . That is, for a memory having 256 columns (9 address lines) five of the external address lines are used to provide one of 32 possible addresses, as illustrated in FIG. 7. Thirty-two isolation devices 40 and latches 42 are provided as described above for latching the decoded signal.
- a coupling circuit 44 is provided which uses an Enable signal and the remaining address lines in combination to enable one of 256 possible column select signals (Node C).
- the coupling circuit 44 includes logic circuitry, such as an AND gate which has a first input from Node B and a second signal provided from an Enable circuit 50 .
- the Enable circuit includes logic circuitry such as an AND gate having one input connected to receive an Enable signal and a second input provided by a second column decode circuit 51 .
- the output of the second column decoder can be connected to latch 52 via an isolation transistor operative with an ISO 2 signal.
- the present invention can be used in a memory device having any number of columns, and is not intended to be limited to a specific number of columns. Further, it will be appreciated that a pipelined write operation can be performed in a memory device incorporating the present invention. The address decoding and latching during a write operation, therefore, will be similar to the pipelined read operation described above with reference to FIG. 6.
- a synchronous memory device has been described which has memory cells arranged in rows and columns.
- the memory decodes an external address and accesses a column of memory cells in a pipelined manner.
- a latch circuit is provided for latching either a column select signal or a partially decoded address.
- a coupling circuit is provided for activating a column select circuit in response to an Enable signal. That is, in one embodiment described the external address of a new memory column is decoded and a column select signal is latched. The new column is not accessed until the coupling circuit is activated by the Enable signal. Alternatively, an external address of a new memory column is partially decoded and latched. An Enable signal and the remaining address decode are combined to activate the coupling, thereby accessing the new memory column.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
A synchronous memory device is described which uses unique column select circuitry. The memory device pipelines address decode and column select operation to increase clock frequency. The column select circuitry includes latches and coupling circuits. The latches are used to latch a column select circuit. The coupling circuit isolates a column select signal from the memory cell columns until an enable signal is provided. The address decode can be combined with an enable signal to reduce the total number of latch circuits needed for a bank of memory cells.
Description
- The present invention relates generally to synchronous memory devices and in particular the present invention relates to memory array access signals.
- Synchronous dynamic random access memory (SDRAM) devices operate by accessing memory cells in synchronization with a clock signal. The access speed of the device is therefore dependant upon the frequency of the clock. An increase in the clock frequency, therefore, will increase access speed. A problem is experienced when the clock frequency exceeds the process speed of internal memory cell access operations. For example, to access a column of a memory array, an address signal is decoded and column select circuitry is activated. A problem is experienced when the clock frequency exceeds the time needed to complete an access operation of a previous memory column. Thus, if an access is not completed prior to decoding a new column address, the currently accessed column may be pre rely closed.
- To avoid some of the timing problems experienced in SDRAMs, the column address decode operation can be pipelined. Additionally, a column select latch can be used to latch a currently accessed memory column while the address of a new column is concurrently decoded, see 250 Mbyte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture, Nagase et al., ______(19______) incorporated herein by reference. The problem with this type of column decode and select circuitry is that a column is selected when a new select signal is latched. Thus, a new address must either be delayed from being latched until a current column access operation is completed, or slower clock frequencies must be used. Further, Nagase et al. describes an SDRAM which uses a latch connected between a column decode circuit and the memory array. Thus, 256 latch circuits are required in a memory having eight address lines.
- For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a SDRAM having a pipelined address decode which can efficiently delay a new column address until a current access operation is completed. Such a memory device will allow the use of higher clock frequencies.
- The above mentioned problems with synchronous memory devices and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A synchronous memory is described which latches a decoded column select signal. The memory further provides an enable control for coupling the column select signal to a column of memory.
- In particular, the present invention describes a synchronous memory device comprising a memory array of memory cells, the memory cells being arranged in addressable rows and columns, and address inputs for receiving a plurality of address signals. A column decode circuit is provided for decoding the plurality of address inputs and producing an output signal identifying a column of the memory array. A latch circuit is coupled to the column decode circuit for latching the output signal. A coupling circuit is electrically located between the latch circuit and a column select circuit. The coupling circuit electrically isolating the latch circuit from the column select circuit in response to an enable signal.
- In an alternated embodiment, a synchronous memory device comprises a memory array of memory cells, the memory cells being arranged in addressable rows and columns, and address inputs for receiving a plurality of address signals. A first column decode circuit is provided for decoding some of the plurality of address inputs and producing a first output signal. A latch circuit is coupled to the first column decode circuit for latching the first output signal. A second column decode circuit for decoding some of the plurality of address inputs, and an enable circuit is coupled to the second column decode circuit and an enable signal, the enable circuit producing a second output signal. A coupling circuit is electrically located between the latch circuit and a column select circuit. The coupling circuit electrically isolating the latch circuit from the column select circuit in response to the second output signal.
- In another embodiment, a method of selecting a column of memory cells in a synchronous memory device is described. The method comprises the steps of receiving a plurality of address signals on address input lines, and decoding the plurality of address signals to identify a column of memory cells. A column select signal is produced in response to the decoded plurality of address signals. The column select signal is latched, and coupled to a column select circuit in response to an enable signal.
- In yet another embodiment, a method of selecting a column of memory cells in a synchronous memory device is described. The method comprises the steps of receiving a plurality of address signals on address input lines, and decoding some of the plurality of address signals to produce a first decoded signal. Additional ones of the plurality of address signals are decoded to produce a second decoded signal. The first decoded signal is latched, and a column select signal is produced in response to the first decoded signal, the second decoded signal, and an enable signal.
- FIG. 1 is a block diagram of a SDRAM of the present invention;
- FIG. 2 is a block diagram of a decoding circuit;
- FIG. 3 shows a pair of input/output lines and digit lines;
- FIG. 4 is a schematic diagram of an address column decode circuit of the present invention;
- FIG. 5 is a schematic diagram of another address column decode circuit of the present invention;
- FIG. 6 is a timing diagram of a pipelined read operation; and
- FIG. 7 is a schematic diagram of another address column decode circuit of the present invention.
- In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present inventions is defined only by the appended claims.
- A
typical SDRAM 10 is illustrated in FIG. 1. The memory has anarray 20 of dynamic memory cells arranged in two banks. The memory cells are accessed in response to an address signal provided onaddress lines 28 usingrow 22 andcolumn 24 decode circuitry. A bankselect circuit 26 is used to select one of the two array banks in response to an address provided onaddress lines 28. Input/output buffers 30 are provided for bi-directional data communication viadata communication lines 32.Control circuitry 32 regulates the SDRAM operations in response to control signals which include, but are not limited to, a Clock (CLK), Row Access Strobe (RAS*), Column Access Strobe (CAS*), Write Enable (WE*), and Clock Enable (CKE). An external processor is provided for both bi-directional data communication and control with the memory. - FIG. 2 is a block diagram of typical decoding circuitry used to decode a column address of a memory array. In operation, an address provided on
address lines 28 is decoded by column decode circuitry, latched, and used to activate column select circuit 33 (isolation transistors) which in turn activates a column of the memory array. In a memory having 256×4 memory array, the decode circuitry is used to access one of 256 memory array columns. Thus, a total of 256 latches and column select signals are required to individually access all of the memory columns. Further, a new column is immediately accessed when a new column address is latched. - FIG. 3 generally illustrates a pair of I/O lines which can be selectively connected to a digit line pair by column
select circuitry 33. The digit line pair, as known to those skilled in the art, is coupled tomemory cells 35 and sense amplifier circuitry. During a read or write operation data is communicated internally over the I/O communication line pairs which are coupled to an accessed memory column. These lines typically carry complimentary signals. To minimize communication timing, therefore, the I/O lines are equilibrated to a predetermined voltage level. - Referring to FIG. 4, one embodiment of address column decode circuitry of
memory 10 is illustrated.Column decode circuitry 24 decodes address signals provided on external address lines 28. The decoded address is then coupled to latchcircuit 42 viaisolation switch 40. The signal provided at Node A is one of 256 possible outputs of the column decode circuit, assuming a 256 column memory array. Acoupling circuit 44 and columnselect circuit 45 are provided to connect an addressed column of the memory array to complementary input/output (I/O) data lines, as described above. During a read operation, signals provided on the I/O data lines are latched bybuffer circuit 30 for output onDQ lines 32, see FIG. 1. During a write operation, data provided on the DQ lines 32 is latched inbuffer circuit 30. - An Enable signal is used to activate the
coupling circuit 44. Thecoupling circuit 44 can be an AND logic gate as illustrated in FIG. 5 where one of the AND inputs is a signal latched by latch circuit 42 (Node B) and the second input is an Enable signal having active and inactive states. The output of the coupling circuit (Node C), therefore, is held constant while the Enable signal is inactive.Latch circuit 42 includes afeedforward inverter 43 a and afeedback inverter 43 b. The feedback inverter is preferably fabricated as a long-L device so that the feedforward inverter is tripped easier. Aprecharge transistor 47 is included to set the latch input at a high state. The precharge transistor and long-L design can be included in any of the circuits described in FIGS. 4 and 7. The output signal ofinverter 49 is coupled to an isolation transistor of an input/output communication line. - FIG. 6 illustrates a timing diagram of a burst read operation of the memory circuit of FIGS. 1 and 4 having a clock latency of 3. It will be appreciated that many different read operations can be performed and that the specific read operation of FIG. 5 is provided to help illustrate the present invention. On a first active edge of the clock signal (C1) a row address is latched and a row of the memory array is accessed in response to both an active RAS* signal and address signals provided on the address lines 28. After a minimum RAS* to CAS* delay, CAS* transitions low and on the fourth clock high transition (C4) a column address is latched and decoded by column decode circuitry 38. It will be appreciated that a column address signal will “ripple” through the column decode circuit and provide an appropriate signal at one of a plurality of outputs, for example 256 outputs in a 256 column memory. One of the outputs is illustrated and labeled Node A in FIG. 4. The
isolation switch 40 is open, or inactive, while the column address is being decoded. On the next clock signal (C5), the isolation switch is activated and the signal on Node A is latched at Node B bylatch circuit 42. While the isolation switch is activated, the coupling circuit 41 is turned off using the Enable signal such that Nodes B and C are electrically isolated. Using the circuit of FIG. 5, Node C is pulled low by thecoupling circuit 44 so that all columns of the memory array are deactivated. This deactivation period is an ideal time for equilibrating the I/O lines to a predetermined voltage prior to accessing a new column of the array. - After the I/O lines have been equilibrated and the decoded column signal latched at Node B, the Enable signal transitions to an active state to couple Node B to Node C. Data stored in the addressed memory column is connected to the I/O lines and latched by
buffer circuit 30. The data is then output onDQ lines 32 at clock signal C6. While the data from column address A0 is being latched at Node B in response to clock signal C5, a new column address provided by theburst counter 39 is rippling through column decoder 38. This new column address is ultimately latched bylatch 42 and coupled to Node C as explained above. A column address, therefore, is decoded, latched and coupled to column select circuitry in three steps. Thus, the column address is pipelined to allow faster clock frequencies and a new column is not accessed until a previous column read/write operation is completed. Further, while the new address is being latched the data I/O lines can be equilibrated to increase the speed of data transfer over the I/O lines. - In an alternate embodiment, the
column decode circuitry 24 is separated in a hierarchical manner such that a complete column decode is not latched bylatch circuit 42. That is, for a memory having 256 columns (9 address lines) five of the external address lines are used to provide one of 32 possible addresses, as illustrated in FIG. 7. Thirty-twoisolation devices 40 and latches 42 are provided as described above for latching the decoded signal. Acoupling circuit 44 is provided which uses an Enable signal and the remaining address lines in combination to enable one of 256 possible column select signals (Node C). Thecoupling circuit 44 includes logic circuitry, such as an AND gate which has a first input from Node B and a second signal provided from anEnable circuit 50. The Enable circuit includes logic circuitry such as an AND gate having one input connected to receive an Enable signal and a second input provided by a secondcolumn decode circuit 51. The output of the second column decoder can be connected to latch 52 via an isolation transistor operative with an ISO2 signal. Thus, by combining a second column decode with the Enable signal the number of latches needed for the memory is reduced from 256 to approximately 40. This hierarchical column decode structure has the benefit of reducing die area required for column decoding which is critical in high density memory devices. - The present invention can be used in a memory device having any number of columns, and is not intended to be limited to a specific number of columns. Further, it will be appreciated that a pipelined write operation can be performed in a memory device incorporating the present invention. The address decoding and latching during a write operation, therefore, will be similar to the pipelined read operation described above with reference to FIG. 6.
- A synchronous memory device has been described which has memory cells arranged in rows and columns. The memory decodes an external address and accesses a column of memory cells in a pipelined manner. A latch circuit is provided for latching either a column select signal or a partially decoded address. A coupling circuit is provided for activating a column select circuit in response to an Enable signal. That is, in one embodiment described the external address of a new memory column is decoded and a column select signal is latched. The new column is not accessed until the coupling circuit is activated by the Enable signal. Alternatively, an external address of a new memory column is partially decoded and latched. An Enable signal and the remaining address decode are combined to activate the coupling, thereby accessing the new memory column.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.
Claims (16)
1. A synchronous memory device comprising:
a memory array of memory cells, the memory cells being arranged in addressable rows and columns;
address inputs for receiving a plurality of address signals;
a column decode circuit for decoding the plurality of address inputs and producing an output signal identifying a column of the memory array;
a latch circuit coupled to the column decode circuit for latching the output signal; and
a coupling circuit electrically located between the latch circuit and a column select circuit, the coupling circuit electrically isolating the latch circuit from the column select circuit in response to an enable signal.
2. The synchronous memory device of wherein the coupling circuit comprises a logic circuit for receiving the output signal and the enable signal and producing a column select output signal.
claim 1
3. The synchronous memory device of wherein the logic circuit is a logical AND gate.
claim 2
4. The synchronous memory device of further comprising an isolation device electrically located between the column decode circuit and the latch circuit, the isolation device electrically isolating the latch from the column decode circuit in response to a latch isolation signal.
claim 1
5. A synchronous memory device comprising:
a memory array of memory cells, the memory cells being arranged in addressable rows and columns;
address inputs for receiving a plurality of address signals;
a first column decode circuit for decoding some of the plurality of address inputs and producing a first output signal;
a latch circuit coupled to the first column decode circuit for latching the first output signal;
a second column decode circuit for decoding some of the plurality of address inputs;
an enable circuit coupled to the second column decode circuit and adapted to receive an enable signal, the enable circuit producing a second output signal; and
a coupling circuit electrically located between the latch circuit and a column select circuit, the coupling circuit electrically isolating the latch circuit from the column select circuit in response to the second output signal.
6. The synchronous memory device of further comprising an isolation device electrically located between the first column decode circuit and the latch circuit, the isolation device electrically isolating the latch from the first column decode circuit in response to a latch isolation signal.
claim 5
7. The synchronous memory device of wherein the coupling circuit comprises a logic circuit for receiving the first and second output signals and producing a column select output signal.
claim 1
8. The synchronous memory device of wherein the logic circuit is a logical AND gate.
claim 7
9. The synchronous memory device of wherein the enable circuit comprises a logic circuit coupled to the second column decode circuit and the enable signal, the logic circuit producing a second output signal.
claim 5
10. The synchronous memory device of wherein the logic circuit comprises a logical AND gate.
claim 9
11. A data storage system comprising:
a microprocessor; and
a synchronous memory device connected to the microprocessor, the synchronous memory device comprising:
a memory array of memory cells, the memory cells being arranged in addressable rows and columns,
address inputs connected to the microprocessor for receiving a plurality of address signals,
a first column decode circuit for decoding some of the plurality of address inputs and producing a first output signal,
a latch circuit coupled to tile first column decode circuit for latching the first output signal,
a second column decode circuit for decoding some of the plurality of address inputs,
an enable circuit coupled to the second column decode circuit and adapted to receive an enable signal, the enable circuit comprises a logic circuit coupled to the second column decode circuit and the enable signal, the logic circuit producing a second output signal,
a coupling circuit electrically located between the latch circuit and a column select circuit, the coupling circuit comprises a logic circuit for receiving the first and second output signals and producing a column select output signal to electrically isolate the latch circuit from the column select circuit in response to the second output signal, and
an isolation device electrically located between the first column decode circuit and the latch circuit, the isolation device electrically isolating the latch from the first column decode circuit in response to a latch isolation signal.
12. A method of selecting a column of memory cells in a synchronous memory device, the method comprising the steps of:
receiving a plurality of address signals on address input lines;
decoding the plurality of address signals using decode circuitry to identify a column of memory cells;
producing an output signal identifying the column of memory cells in response to the decoded plurality of address signals;
latching the output signal; and
producing a column select signal in response to an enable signal and the output signal.
13. The method of further comprising the steps of:
claim 12
electrically isolating the latched output signal from the decode circuitry;
receiving a second plurality of address signals on the address input lines; and
decoding the second plurality of address signals to identify a second column of memory cells.
14. A method of selecting a column of memory cells in a synchronous memory device, the method comprising the steps of:
receiving a plurality of address signals on address input lines;
decoding some of the plurality of address signals using first decode circuitry to produce a first decoded signal;
decoding additional ones of the plurality of address signals using second decode circuitry to produce a second decoded signal;
latching the first decoded signal; and
producing a column select signal in response to the first decoded signal, the second decoded signal, and an enable signal.
15. The method of further comprising the steps of:
claim 14
electrically isolating the latched first decoded signal from the first decode circuitry;
receiving a second plurality of address signals on the address input lines; and
decoding some of the plurality of address signals using first decode circuitry to produce a first decoded signal.
16. The method of further comprising the step of latching the second decoded signal.
claim 14
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/813,185 US6320816B2 (en) | 1997-08-21 | 2001-03-20 | Column select latch for SDRAM |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/915,853 US5835441A (en) | 1997-08-21 | 1997-08-21 | Column select latch for SDRAM |
US09/109,607 US5978309A (en) | 1997-08-21 | 1998-07-02 | Selectively enabled memory array access signals |
US09/374,944 US6205080B1 (en) | 1997-08-21 | 1999-08-16 | Column decode circuits and apparatus |
US09/813,185 US6320816B2 (en) | 1997-08-21 | 2001-03-20 | Column select latch for SDRAM |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/109,607 Continuation US5978309A (en) | 1997-08-21 | 1998-07-02 | Selectively enabled memory array access signals |
US09/374,944 Continuation US6205080B1 (en) | 1997-08-21 | 1999-08-16 | Column decode circuits and apparatus |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010009529A1 true US20010009529A1 (en) | 2001-07-26 |
US6320816B2 US6320816B2 (en) | 2001-11-20 |
Family
ID=25436349
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/915,853 Expired - Lifetime US5835441A (en) | 1997-08-21 | 1997-08-21 | Column select latch for SDRAM |
US09/109,607 Expired - Lifetime US5978309A (en) | 1997-08-21 | 1998-07-02 | Selectively enabled memory array access signals |
US09/374,944 Expired - Lifetime US6205080B1 (en) | 1997-08-21 | 1999-08-16 | Column decode circuits and apparatus |
US09/677,364 Expired - Lifetime US6246632B1 (en) | 1997-08-21 | 2000-10-02 | Column decode circuits and apparatus |
US09/813,185 Expired - Fee Related US6320816B2 (en) | 1997-08-21 | 2001-03-20 | Column select latch for SDRAM |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/915,853 Expired - Lifetime US5835441A (en) | 1997-08-21 | 1997-08-21 | Column select latch for SDRAM |
US09/109,607 Expired - Lifetime US5978309A (en) | 1997-08-21 | 1998-07-02 | Selectively enabled memory array access signals |
US09/374,944 Expired - Lifetime US6205080B1 (en) | 1997-08-21 | 1999-08-16 | Column decode circuits and apparatus |
US09/677,364 Expired - Lifetime US6246632B1 (en) | 1997-08-21 | 2000-10-02 | Column decode circuits and apparatus |
Country Status (1)
Country | Link |
---|---|
US (5) | US5835441A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6747898B2 (en) | 2002-07-08 | 2004-06-08 | Micron Technology, Inc. | Column decode circuit for high density/high performance memories |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5991850A (en) * | 1996-08-15 | 1999-11-23 | Micron Technology, Inc. | Synchronous DRAM modules including multiple clock out signals for increasing processing speed |
KR100272161B1 (en) * | 1997-02-05 | 2000-12-01 | 윤종용 | Method and for circuit controlling isolation gates of semiconductor memory device |
US5835441A (en) * | 1997-08-21 | 1998-11-10 | Micron Technology, Inc. | Column select latch for SDRAM |
US5940329A (en) * | 1997-12-17 | 1999-08-17 | Silicon Aquarius, Inc. | Memory architecture and systems and methods using the same |
KR100306965B1 (en) * | 1998-08-07 | 2001-11-30 | 윤종용 | Data Transmission Circuit of Synchronous Semiconductor Memory Device |
US6178136B1 (en) * | 1998-09-28 | 2001-01-23 | Texas Instruments Incorporated | Semiconductor memory device having Y-select gate voltage that varies according to memory cell access operation |
US6262920B1 (en) * | 1999-08-25 | 2001-07-17 | Micron Technology, Inc. | Program latch with charge sharing immunity |
JP3948183B2 (en) * | 2000-02-24 | 2007-07-25 | 富士通株式会社 | Semiconductor memory device |
IT1316269B1 (en) * | 2000-12-28 | 2003-04-03 | Micron Technology Inc | REDUCTION OF POWER NOISE IN THE SELECTION OF COLUMN MEMORY DEVICES. |
US6477082B2 (en) | 2000-12-29 | 2002-11-05 | Micron Technology, Inc. | Burst access memory with zero wait states |
US6507222B1 (en) * | 2001-07-23 | 2003-01-14 | Cirrus Logic, Inc. | High speed single ended sense amplifier |
KR100482766B1 (en) * | 2002-07-16 | 2005-04-14 | 주식회사 하이닉스반도체 | Circuit for generating a column selection control signal in a memory device |
TWI240277B (en) * | 2004-02-13 | 2005-09-21 | Via Tech Inc | Output device for static random access memory |
KR20130050852A (en) * | 2011-11-08 | 2013-05-16 | 에스케이하이닉스 주식회사 | Method for decoding an address and semiconductor device using the same |
US9390769B1 (en) | 2015-10-26 | 2016-07-12 | Globalfoundries Inc. | Sense amplifiers and multiplexed latches |
US9761285B1 (en) | 2016-02-26 | 2017-09-12 | Globalfoundries Inc. | Sense amplifier and latching scheme |
US10170164B1 (en) | 2018-02-13 | 2019-01-01 | Globalfoundries Inc. | Sense amplifier latch circuit and sense amplifier multiplexed latch circuit |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5136546A (en) * | 1984-09-26 | 1992-08-04 | Hitachi, Ltd. | Semiconductor memory |
JPH07111822B2 (en) * | 1986-03-07 | 1995-11-29 | 株式会社日立製作所 | Semiconductor memory device |
US4985872A (en) * | 1989-06-23 | 1991-01-15 | Vlsi Technology, Inc. | Sequencing column select circuit for a random access memory |
US5124951A (en) * | 1990-09-26 | 1992-06-23 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with sequenced latched row line repeaters |
US5128897A (en) * | 1990-09-26 | 1992-07-07 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory having improved latched repeaters for memory row line selection |
US5121358A (en) * | 1990-09-26 | 1992-06-09 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with power-on reset controlled latched row line repeaters |
US5410508A (en) * | 1993-05-14 | 1995-04-25 | Micron Semiconductor, Inc. | Pumped wordlines |
US5650976A (en) * | 1993-05-14 | 1997-07-22 | Micron Technology, Inc. | Dual strobed negative pumped wordlines for dynamic random access memories |
JPH07326191A (en) * | 1994-05-31 | 1995-12-12 | Mitsubishi Electric Corp | Semiconductor memory device |
JPH08139290A (en) * | 1994-11-11 | 1996-05-31 | Toshiba Corp | Semiconductor memory |
JPH08221975A (en) * | 1995-02-17 | 1996-08-30 | Toshiba Corp | Semiconductor memory circuit |
US5896944A (en) * | 1995-04-24 | 1999-04-27 | Mcmillian; James D. | Adjustable rail barricade for working on a roof |
US5615164A (en) * | 1995-06-07 | 1997-03-25 | International Business Machines Corporation | Latched row decoder for a random access memory |
US5598375A (en) * | 1995-06-23 | 1997-01-28 | Electronics Research & Service Organization | Static random access memory dynamic address decoder with non-overlap word-line enable |
US5604714A (en) * | 1995-11-30 | 1997-02-18 | Micron Technology, Inc. | DRAM having multiple column address strobe operation |
KR0177789B1 (en) * | 1996-01-08 | 1999-04-15 | 김광호 | Clock controlled column decoder |
US5587961A (en) * | 1996-02-16 | 1996-12-24 | Micron Technology, Inc. | Synchronous memory allowing early read command in write to read transitions |
US5627791A (en) * | 1996-02-16 | 1997-05-06 | Micron Technology, Inc. | Multiple bank memory with auto refresh to specified bank |
US5835441A (en) * | 1997-08-21 | 1998-11-10 | Micron Technology, Inc. | Column select latch for SDRAM |
US5923604A (en) * | 1997-12-23 | 1999-07-13 | Micron Technology, Inc. | Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device |
KR100266899B1 (en) * | 1997-12-26 | 2000-10-02 | 윤종용 | Synchronous memory device |
US6088293A (en) * | 1998-09-08 | 2000-07-11 | Texas Instruments Incorporated | Low-power column decode circuit |
-
1997
- 1997-08-21 US US08/915,853 patent/US5835441A/en not_active Expired - Lifetime
-
1998
- 1998-07-02 US US09/109,607 patent/US5978309A/en not_active Expired - Lifetime
-
1999
- 1999-08-16 US US09/374,944 patent/US6205080B1/en not_active Expired - Lifetime
-
2000
- 2000-10-02 US US09/677,364 patent/US6246632B1/en not_active Expired - Lifetime
-
2001
- 2001-03-20 US US09/813,185 patent/US6320816B2/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6747898B2 (en) | 2002-07-08 | 2004-06-08 | Micron Technology, Inc. | Column decode circuit for high density/high performance memories |
Also Published As
Publication number | Publication date |
---|---|
US5835441A (en) | 1998-11-10 |
US5978309A (en) | 1999-11-02 |
US6320816B2 (en) | 2001-11-20 |
US6246632B1 (en) | 2001-06-12 |
US6205080B1 (en) | 2001-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6826104B2 (en) | Synchronous semiconductor memory | |
US6310816B2 (en) | Method and system for accessing rows in multiple memory banks within an integrated circuit | |
KR100287542B1 (en) | Synchronous semiconductor memory device having wave pipeline scheme and data path control method thereof | |
US5835441A (en) | Column select latch for SDRAM | |
US7245550B2 (en) | Memory array decoder | |
US6633504B1 (en) | Synchronous DRAM having test mode in which automatic refresh is performed according to external address and automatic refresh method | |
CA2313954A1 (en) | High speed dram architecture with uniform latency | |
CN112041925B (en) | System and method for controlling data strobe signal during read operation | |
US6445632B2 (en) | Semiconductor memory device for fast access | |
US5875140A (en) | Memory device communication line control | |
US6636443B2 (en) | Semiconductor memory device having row buffers | |
US6166993A (en) | Synchronous semiconductor memory device | |
JP3689229B2 (en) | Column selection line enable circuit for semiconductor memory device | |
US5923604A (en) | Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device | |
US5898638A (en) | Latching wordline driver for multi-bank memory | |
US20010030900A1 (en) | Synchronous semiconductor memory | |
US5986488A (en) | Method and apparatus for fast reset of a one-shot circuit | |
US7154795B2 (en) | Clock signal initiated precharge technique for active memory subarrays in dynamic random access memory (DRAM) devices and other integrated circuit devices incorporating embedded DRAM | |
US6571348B1 (en) | Method of and apparatus for providing look ahead column redundancy access within a memory | |
US6580656B2 (en) | Semiconductor memory device having memory cell block activation control circuit and method for controlling activation of memory cell blocks thereof | |
US20040233764A1 (en) | Semiconductor memory device having self-precharge function | |
KR100361862B1 (en) | Semiconductor memory device and sensing current reduction method | |
US6687180B2 (en) | Driver control circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20131120 |