US20010005312A1 - Integral design features for heatsink attach for electronic packages - Google Patents

Integral design features for heatsink attach for electronic packages Download PDF

Info

Publication number
US20010005312A1
US20010005312A1 US09/753,642 US75364201A US2001005312A1 US 20010005312 A1 US20010005312 A1 US 20010005312A1 US 75364201 A US75364201 A US 75364201A US 2001005312 A1 US2001005312 A1 US 2001005312A1
Authority
US
United States
Prior art keywords
electronic package
package assembly
overmold
attaching
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/753,642
Other versions
US6373703B2 (en
Inventor
Eric Johnson
Stephen Kosteva
Stephen MacQuarrie
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/753,642 priority Critical patent/US6373703B2/en
Publication of US20010005312A1 publication Critical patent/US20010005312A1/en
Application granted granted Critical
Publication of US6373703B2 publication Critical patent/US6373703B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00—Constructional details common to different types of electric apparatus
    • H05K7/20—Modifications to facilitate cooling, ventilating, or heating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/40—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
    • H01L23/4093—Snap-on arrangements, e.g. clips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip

Definitions

  • This invention generally relates to electronic packages and, more particularly to an apparatus and method for providing attachment of a heatsink to a surface of an electronic package.
  • One type of semiconductor chip package includes one or more semiconductor chips mounted on a circuitized surface of a substrate, e.g., a ceramic substrate or a plastic substrate.
  • a semiconductor chip package conventionally termed a chip carrier, is usually intended for mounting on a printed circuit card or printed circuit board.
  • the chip carrier will include a second circuitized surface opposite the surface to which the chip is attached, which is in turn connected to the printed circuit card or printed circuit board.
  • One way to obtain a relatively high density of chip connections is readily achieved by mounting one or more semiconductor chips on the circuitized surface of a chip carrier substrate in the so-called flip chip configuration.
  • the chip or chips are mounted active side-down on solderable metal pads on the substrate using solder balls, a controlled collapse chip connection (C 4 ), a gold bump, or a conductive epoxy.
  • C 4 controlled collapse chip connection
  • the coefficient of thermal expansion (CTE) of, for example, a silicon chip is significantly different from the CTE of a plastic substrate.
  • the solder ball connections will be subjected to significant stresses, which tend to weaken, and reduce the fatigue life of, the solder ball connections.
  • the heatsink is a body of material such as metal which has a relatively high thermal conductivity.
  • the heatsink ordinarily has at least one flat face for positioning adjacent to a face of the device package and may include fins, pins, or other structures for dissipating thermal energy into the surrounding atmosphere.
  • FIGS. 1A and 1B illustrate a prior art method for attaching a heatsink 100 to plastic package 102 (comprising laminate 106 and overmold 108 ).
  • the prior art consists of epoxy attach 104 as shown in FIG. 1A (which tends to be expensive and adds extra processing steps) or a clip 110 (as shown in FIG. 1B) around the edge of laminate 106 which causes laminate 106 to separate or warp resulting in intermittent contact with the circuit board as a result of the force exerted on plastic package 102 .
  • U.S. Pat. No. 5,510,956 issued to Suzuki discloses a device for attaching a heatsink to an integrated circuit chip.
  • circuit chip 120 is attached to substrate 122.
  • Resin 124 insulates circuit chip 120 from metal encapsulant 126.
  • Heatsink 128 is then attached to metal encapsulant 126 by soldering heatsink 128 to metal encapsulant 126. This is a labor-intensive process and does not allow simple detachment of heatsink 128.
  • the electronic package is provided with integral features for low cost heatsink attachment in electronic chip carriers. Because they are integral, the features require no new process steps during chip carrier manufacturing and add minimal cost to the finished product. These features can be implemented into the normal process flow of manufacturing for both heatsink and non-heatsink parts. Therefore, if a customer later decides that it needs thermal enhancement, a thermal solution can be added using the existing features. These features also allow the customer to use cost-effective, off-the-shelf, extruded heatsinks (available from a variety of heatsink vendors).
  • the present invention provides an apparatus and method for attaching a heatsink to a surface of an electronic package.
  • the apparatus comprises a substrate, an integrated circuit chip attached to the substrate, a member encapsulating the integrated circuit chip and contacting the substrate, and attaching structure formed in the top portion of the encapsulating means.
  • the present invention also relates to an apparatus for attaching a heatsink to an electronic package where the attaching structure is formed in the top portion of the substrate, along an edge of the encapsulating member, or through the substrate.
  • the present invention also relates to a method for attaching a heatsink to a surface of an electronic package by attaching an integrated circuit chip to a substrate, encapsulating the integrated circuit chip with an encapsulant, and forming an attachment in the top of the encapsulant.
  • FIG. 1A is an exploded view of a prior art heat dissipation attachment using an adhesive
  • FIG. 1B is a side view of an assembled prior art heat dissipation attachment using a spring clip
  • FIG. 1C is side view of another prior art heat dissipation attachment
  • FIG. 2A is a perspective view of a first exemplary embodiment of the present invention.
  • FIGS. 2 B- 2 E are side views of the exemplary embodiment of FIG. 2A;
  • FIG. 3A is a perspective view of a second exemplary embodiment of the present invention.
  • FIGS. 3 B- 3 E are side views of the exemplary embodiment of FIG. 3A;
  • FIGS. 4 A- 4 C are side views of a third exemplary embodiment of the present invention.
  • FIGS. 5A and 5B are side views of a fourth exemplary embodiment of the present invention.
  • FIGS. 6A and 6B are side views of a fifth exemplary embodiment of the present invention.
  • FIG. 2A a perspective view of an exemplary embodiment of the present invention is shown.
  • electronic package 200 is comprised of substrate 202 , integrated circuit chip 204 (see FIG. 2B), and encapsulant 206 .
  • encapsulant 206 Within encapsulant 206 , apertures 208 are formed. Apertures 208 allow for attachment of heatsink 214 to the top surface of encapsulant 206 using pins 210 and holder 212 .
  • FIG. 2B a side view of the first exemplary embodiment is shown.
  • integrated circuit chip 204 is shown attached to the top of substrate 202 by an adhesive, such as epoxy.
  • Substrate 202 may be a multilayer laminated substrate, for example, and may be made from a polymer or any other suitable material such as a ceramic greensheet.
  • bonding agent 216 such as epoxy
  • encapsulant 206 is applied.
  • Encapsulant 206 may be an overmold formed from a polymer or other suitable material.
  • Aperture 208 is formed in the surface of encapsulant 206 and, as shown in FIG.
  • pins 210 accommodates pin 210 when inserted therein if a thermal solution, such as heatsink 214 , is desired. If a heatsink is desired, pins 210 are inserted into apertures 208 , heatsink 214 is placed on encapsulant 206 , and holder 212 is placed across heatsink 214 and coupled to the top of pins 210 to hold heatsink 214 in place.
  • Pins 210 may be a push pin, a threaded post, a solder pin, or any other suitable device. Pins 210 may have retainers 222 if necessary to maintain holder 212 in place. Holder 212 may be released from pins 210 , however, if it becomes necessary to remove heatsink 214 from electronic package 200 .
  • heat transfer medium 218 such as thermal grease, may be used between heatsink 214 and encapsulant 206 .
  • heat transfer medium 218 may be an adhesive compound which provides heat transfer features such as epoxies, acrylics, conductive pads, and thermal tapes.
  • Electronic package 200 may be attached to a circuit board (not shown), for example, using a ball grid array (BGA) 220 . Attachment to the circuit board is not affected by the attachment of heatsink 214 to electronic package 200 ; heatsink 214 may be attached before or after electronic package 200 is attached to the circuit board.
  • BGA ball grid array
  • FIG. 2C shows the completed assembly according to the first exemplary embodiment of the present invention.
  • Pins 210 may be removed from aperture 208 without damaging encapsulant 206 or electronic package 200 thereby allowing for rework or module identification.
  • holder 212 may be de-coupled from pins 210 in order to remove heatsink 214 from electronic package 200 .
  • integrated circuit chip 204 is a wirebond chip.
  • the invention is not limited to this exemplary embodiment and, as shown in FIG. 2D, integrated circuit chip 204 may be a flip-chip. In this case, however, it is not necessary for encapsulant 206 to cover the upper surface of integrated circuit chip 204 .
  • FIG. 2E illustrates where encapsulant 226 is disposed over substrate 202 but does not encroach upon upper surface 224 of integrated circuit 204 .
  • encapsulant 226 may be level with, lower than, or higher than upper surface 224 .
  • FIG. 3A shows that electronic package 300 is comprised of substrate 202 , integrated circuit chip 204 (see FIG. 3B), encapsulant 306 , and orifice 308 .
  • orifice 308 is formed through the surface of substrate 202 rather than in the surface of encapsulant 306 .
  • FIGS. 3B and 3C side views of the second exemplary embodiment of FIG. 3A are shown.
  • FIG. 3B depicts the interaction of elements during assembly and
  • FIG. 3C depicts the completed assembly according to this embodiment.
  • encapsulant 306 is applied to integrated circuit chip 204 and substrate 202 .
  • encapsulant 306 is applied to less of the surface of substrate 202 than in the first exemplary embodiment and encapsulant 306 is not applied to a portion 314 of substrate 202 to provide an unobstructed surface for the formation of orifice 308 .
  • encapsulant 306 may be an overmold formed from a polymer or other suitable material.
  • Orifice 308 is formed through substrate 202 in this case to accommodate pins 210 if a thermal solution is desired.
  • Orifice 308 may be a simple through hole or may be a through hole plated with a suitable material.
  • pin 210 mates with orifice 308 to hold pin 210 in place between retainer ring 310 and clip portion 312 . This allows pin 210 to be easily removed if desired by compressing clip portion 312 and extracting pin 210 from orifice 308 .
  • integrated circuit chip 204 is a wirebond chip. The invention is not limited to this exemplary embodiment and, as shown in FIG. 3D, integrated circuit chip 204 may be a flip-chip, or any other suitable device. In this case, however, it is not necessary for encapsulant 306 to cover the upper surface of integrated circuit chip 204 . This is illustrated in FIG.
  • encapsulant 326 is disposed over substrate 202 but does not encroach upon upper surface 324 of integrated circuit 204 .
  • encapsulant 326 may be level with, lower than, or higher than upper surface 324 .
  • more than one holder 212 may be used to couple heatsink 214 to the encapsulant 206 , 306 . If more than one holder 212 is used, however, it is necessary to use additional pins 210 and apertures 208 , 308 accordingly.
  • FIG. 4A shows that electronic package 400 is comprised of substrate 202 , integrated circuit chip 204 , encapsulant 406 , and groove 408 .
  • groove 408 is formed along an edge of encapsulant 406 rather than in the surface of encapsulant 206 of FIG. 2B.
  • elements similar to those of the first exemplary embodiment are shown with identical designations.
  • encapsulant 406 is applied to integrated circuit chip 204 and substrate 202 similar to the first exemplary embodiment.
  • encapsulant 406 may be an overmold formed from a polymer or other suitable material.
  • Groove 408 is formed along the edge of encapsulant 406 in this case to accommodate holder 412 if a thermal solution is desired.
  • Groove 408 may be a V-shaped groove or any other shape suitable to mate with holder 412 .
  • Grooves 408 are formed on opposite sides of encapsulant 406 so that holder 412 may snap into place and maintain heatsink 214 in contact with the top surface of electronic package 400 as shown in FIG. 4B.
  • heat transfer medium 218 may be used between encapsulant 406 and heatsink 214 as in the first exemplary embodiment.
  • Holder 412 may be a unitary resilient member formed from a metal, a polymer, or any other suitable material.
  • holder 412 may be a single holder or more than one holder as desired.
  • FIG. 4C is similar to FIG. 4A except that in place of groove 408 protrusion 414 is formed in encapsulant 406 to couple with holder 412 .
  • FIG. 5A shows that electronic package 500 is comprised of substrate 202 , integrated circuit chip 204 , encapsulant 506 , and slot 508 .
  • slot 508 is formed in the surface of encapsulant 506 rather than along the edge of encapsulant 406 as shown in FIG. 4A.
  • Elements similar to those of the first exemplary embodiment are shown with identical designations.
  • slot 508 is formed in the surface of encapsulant 506 in this case to accommodate holder 512 if a thermal solution is desired.
  • Slot 508 may be a U-shaped slot or any other shape suitable to mate with and engage holder 512 .
  • Holder 512 may be a unitary resilient member formed from a metal, a polymer, or any other suitable material.
  • Slots 508 are formed on opposite sides of encapsulant 506 so that holder 512 may snap into place and maintain heatsink 214 in contact with the top surface of electronic package 500 as shown in FIG. 5B.
  • Heatsink 214 may be applied to electronic package 500 by placing heatsink 214 on the surface of electronic package 500 , placing holder 512 over heatsink 214 , and compressing holder 512 to insert holder 512 into slots 508 .
  • heat transfer medium 218 may be used between encapsulant 506 and heatsink 214 as in the first exemplary embodiment. Heatsink 214 may be removed by compressing holder 512 to release holder 512 from slots 508 .
  • FIG. 6A shows that electronic package 600 is comprised of substrate 202 , integrated circuit chip 204 , encapsulant 606 , and rib 608 .
  • rib 608 is formed along the surface of encapsulant 606 .
  • Elements similar to those of the first exemplary embodiment are shown with identical designations.
  • Rib 608 is formed on the surface of encapsulant 606 in this case to accommodate holder 612 if a thermal solution is desired.
  • Rib 608 may be a an inverted U-shaped rib or any other shape suitable to mate with and engage holder 612 .
  • Holder 612 may be a unitary resilient member formed from a metal, a polymer, or any other suitable material. Ribs 608 are formed on opposite sides of encapsulant 606 so that holder 612 may snap into place and maintain heatsink 214 in contact with the top surface of electronic package 600 as shown in FIG. 6B.
  • Heatsink 214 may be applied to electronic package 600 by placing heatsink 214 on the surface of electronic package 600 , placing holder 612 over heatsink 214 , and compressing holder 612 to engage holder 612 with ribs 608 .
  • heat transfer medium 218 may be used between encapsulant 606 and heatsink 214 as in the first exemplary embodiment. Heatsink 214 may be removed by compressing holder 612 to release holder 612 from ribs 608 .

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Thermal Sciences (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

An apparatus and method attaching a heatsink to a surface of an electronic package comprising a substrate, an integrated circuit chip attached to the surface of the substrate, an encapsulant encapsulating the integrated circuit chip and contacting at least a portion of the surface of the substrate, and an orifice formed in the top portion of the encapsulant to attach the heatsink to the surface of the electronic package. The heatsink may be attached and removed as desired to allow for package identification or rework.

Description

    FIELD OF THE INVENTION
  • This invention generally relates to electronic packages and, more particularly to an apparatus and method for providing attachment of a heatsink to a surface of an electronic package. [0001]
    • BACKGROUND OF THE INVENTION
  • Advances in microelectronics technology tend to develop chips which occupy less physical space while performing more electronic functions. Conventionally, the chips are packaged for use in housings which protect the chip from its environment and provide input/output communication between the chip and external circuitry through sockets or solder connections to a circuit board or the like. Miniaturization results in the generation of more heat in less physical space and with less structure for transferring heat from the package. [0002]
  • It is generally desirable to optimize an electronic assembly by providing a maximum number of packages in a minimum amount of space. Similarly, the development of electronic circuits using compound semiconductors further expands the packaging requirements to control device temperatures by heat dissipation for devices which operate at higher temperatures. [0003]
  • One type of semiconductor chip package includes one or more semiconductor chips mounted on a circuitized surface of a substrate, e.g., a ceramic substrate or a plastic substrate. Such a semiconductor chip package, conventionally termed a chip carrier, is usually intended for mounting on a printed circuit card or printed circuit board. In the case of a Ball Grid Array (BGA) package, the chip carrier will include a second circuitized surface opposite the surface to which the chip is attached, which is in turn connected to the printed circuit card or printed circuit board. [0004]
  • One way to obtain a relatively high density of chip connections is readily achieved by mounting one or more semiconductor chips on the circuitized surface of a chip carrier substrate in the so-called flip chip configuration. In this configuration, the chip or chips are mounted active side-down on solderable metal pads on the substrate using solder balls, a controlled collapse chip connection (C[0005] 4), a gold bump, or a conductive epoxy. Unfortunately, the coefficient of thermal expansion (CTE) of, for example, a silicon chip is significantly different from the CTE of a plastic substrate. As a consequence, if a chip carrier is subjected to thermal fluctuations, then the solder ball connections will be subjected to significant stresses, which tend to weaken, and reduce the fatigue life of, the solder ball connections.
  • Another way to mount a chip to a substrate is to use a wirebond attachment. Cost is one of the primary considerations when choosing a wirebond chip carrier package. Plastic flatpacks and plastic ball grid array (PBGA) chip overmolded packages are often chosen as possible chip carrier solutions because of their low cost. One major problem with these chip carriers is, however, that they are inherently poor thermal performers because they are plastic. With the common trend in electronic packaging of increasing chip powers, compounded with competitive pricing, packaging engineers are pushing the thermal threshold of these packages. These higher power chips are beginning to require enhanced thermal solutions, but the cost of these thermal solutions adds significant development and manufacturing costs and, thus, increases the overall price of the product. [0006]
  • In order to conduct heat from the chip to the exterior of the package, many device packages include a high thermal conductivity transfer medium which is in thermal communication with the chip and has a dissipation surface adjacent to the surface of the package. Other packages merely conduct the heat through the material of the package itself. In order to further dissipate heat from the package, an external heatsink may be attached to the device package. Typically, the heatsink is a body of material such as metal which has a relatively high thermal conductivity. The heatsink ordinarily has at least one flat face for positioning adjacent to a face of the device package and may include fins, pins, or other structures for dissipating thermal energy into the surrounding atmosphere. [0007]
  • FIGS. 1A and 1B illustrate a prior art method for attaching a [0008] heatsink 100 to plastic package 102 (comprising laminate 106 and overmold 108). The prior art consists of epoxy attach 104 as shown in FIG. 1A (which tends to be expensive and adds extra processing steps) or a clip 110 (as shown in FIG. 1B) around the edge of laminate 106 which causes laminate 106 to separate or warp resulting in intermittent contact with the circuit board as a result of the force exerted on plastic package 102.
  • U.S. Pat. No. 5,510,956 issued to Suzuki discloses a device for attaching a heatsink to an integrated circuit chip. As shown in FIG. 1C, [0009] circuit chip 120 is attached to substrate 122. Resin 124 insulates circuit chip 120 from metal encapsulant 126. Heatsink 128 is then attached to metal encapsulant 126 by soldering heatsink 128 to metal encapsulant 126. This is a labor-intensive process and does not allow simple detachment of heatsink 128.
    • SUMMARY OF THE INVENTION
  • It is an object of the invention to provide an electronic package assembly that can mount a heatsink to the electronic package using a clip which is attached to the top surface of the electronic package. [0010]
  • The electronic package is provided with integral features for low cost heatsink attachment in electronic chip carriers. Because they are integral, the features require no new process steps during chip carrier manufacturing and add minimal cost to the finished product. These features can be implemented into the normal process flow of manufacturing for both heatsink and non-heatsink parts. Therefore, if a customer later decides that it needs thermal enhancement, a thermal solution can be added using the existing features. These features also allow the customer to use cost-effective, off-the-shelf, extruded heatsinks (available from a variety of heatsink vendors). [0011]
  • To solve the aforementioned disadvantages of the conventional heatsink attachments and methods, the present invention provides an apparatus and method for attaching a heatsink to a surface of an electronic package. The apparatus comprises a substrate, an integrated circuit chip attached to the substrate, a member encapsulating the integrated circuit chip and contacting the substrate, and attaching structure formed in the top portion of the encapsulating means. [0012]
  • The present invention also relates to an apparatus for attaching a heatsink to an electronic package where the attaching structure is formed in the top portion of the substrate, along an edge of the encapsulating member, or through the substrate. The present invention also relates to a method for attaching a heatsink to a surface of an electronic package by attaching an integrated circuit chip to a substrate, encapsulating the integrated circuit chip with an encapsulant, and forming an attachment in the top of the encapsulant. These features have low cost, can be implemented in the early design stages of the module, provide a heatsink option for customers, and are removable for module identification and rework. [0013]
    • BRIEF DESCRIPTION OF THE DRAWING
  • The invention is best understood from the following detailed description when read in connection with the accompanying drawing. It is emphasized that, according to common practice, the various features of the drawing are not to scale. On the contrary, the dimensions of the various features are arbitrarily expanded or reduced for clarity. Included in the drawing are the following figures: [0014]
  • FIG. 1A is an exploded view of a prior art heat dissipation attachment using an adhesive; [0015]
  • FIG. 1B is a side view of an assembled prior art heat dissipation attachment using a spring clip; [0016]
  • FIG. 1C is side view of another prior art heat dissipation attachment; [0017]
  • FIG. 2A is a perspective view of a first exemplary embodiment of the present invention; [0018]
  • FIGS. [0019] 2B-2E are side views of the exemplary embodiment of FIG. 2A;
  • FIG. 3A is a perspective view of a second exemplary embodiment of the present invention; [0020]
  • FIGS. [0021] 3B-3E are side views of the exemplary embodiment of FIG. 3A;
  • FIGS. [0022] 4A-4C are side views of a third exemplary embodiment of the present invention;
  • FIGS. 5A and 5B are side views of a fourth exemplary embodiment of the present invention; and [0023]
  • FIGS. 6A and 6B are side views of a fifth exemplary embodiment of the present invention. [0024]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Referring to FIG. 2A, a perspective view of an exemplary embodiment of the present invention is shown. In FIG. 2A, [0025] electronic package 200 is comprised of substrate 202, integrated circuit chip 204 (see FIG. 2B), and encapsulant 206. Within encapsulant 206, apertures 208 are formed. Apertures 208 allow for attachment of heatsink 214 to the top surface of encapsulant 206 using pins 210 and holder 212.
  • Referring now to FIG. 2B, a side view of the first exemplary embodiment is shown. In FIG. 2B, integrated [0026] circuit chip 204 is shown attached to the top of substrate 202 by an adhesive, such as epoxy. Substrate 202 may be a multilayer laminated substrate, for example, and may be made from a polymer or any other suitable material such as a ceramic greensheet. After integrated circuit chip 204 is attached to substrate 202, using bonding agent 216, such as epoxy, encapsulant 206 is applied. Encapsulant 206 may be an overmold formed from a polymer or other suitable material. Aperture 208 is formed in the surface of encapsulant 206 and, as shown in FIG. 2C, accommodates pin 210 when inserted therein if a thermal solution, such as heatsink 214, is desired. If a heatsink is desired, pins 210 are inserted into apertures 208, heatsink 214 is placed on encapsulant 206, and holder 212 is placed across heatsink 214 and coupled to the top of pins 210 to hold heatsink 214 in place. Pins 210 may be a push pin, a threaded post, a solder pin, or any other suitable device. Pins 210 may have retainers 222 if necessary to maintain holder 212 in place. Holder 212 may be released from pins 210, however, if it becomes necessary to remove heatsink 214 from electronic package 200.
  • Optionally, a [0027] heat transfer medium 218, such as thermal grease, may be used between heatsink 214 and encapsulant 206. As a further option, heat transfer medium 218 may be an adhesive compound which provides heat transfer features such as epoxies, acrylics, conductive pads, and thermal tapes.
  • [0028] Electronic package 200 may be attached to a circuit board (not shown), for example, using a ball grid array (BGA) 220. Attachment to the circuit board is not affected by the attachment of heatsink 214 to electronic package 200; heatsink 214 may be attached before or after electronic package 200 is attached to the circuit board.
  • FIG. 2C shows the completed assembly according to the first exemplary embodiment of the present invention. [0029] Pins 210 may be removed from aperture 208 without damaging encapsulant 206 or electronic package 200 thereby allowing for rework or module identification. Alternatively, holder 212 may be de-coupled from pins 210 in order to remove heatsink 214 from electronic package 200.
  • As shown in the exemplary embodiment of FIGS. 2B and 2C, integrated [0030] circuit chip 204 is a wirebond chip. The invention is not limited to this exemplary embodiment and, as shown in FIG. 2D, integrated circuit chip 204 may be a flip-chip. In this case, however, it is not necessary for encapsulant 206 to cover the upper surface of integrated circuit chip 204. This is illustrated in FIG. 2E, where encapsulant 226 is disposed over substrate 202 but does not encroach upon upper surface 224 of integrated circuit 204. In this exemplary embodiment, encapsulant 226 may be level with, lower than, or higher than upper surface 224.
  • Referring to FIGS. [0031] 3A-3E, a second exemplary embodiment of the present invention is shown. FIG. 3A shows that electronic package 300 is comprised of substrate 202, integrated circuit chip 204 (see FIG. 3B), encapsulant 306, and orifice 308. In this exemplary embodiment, orifice 308 is formed through the surface of substrate 202 rather than in the surface of encapsulant 306.
  • Referring to FIGS. 3B and 3C, side views of the second exemplary embodiment of FIG. 3A are shown. FIG. 3B depicts the interaction of elements during assembly and FIG. 3C depicts the completed assembly according to this embodiment. [0032]
  • As shown in FIG. 3B, elements similar to those of the first exemplary embodiment are shown with identical designations. After [0033] integrated circuit chip 204 is mounted to substrate 202, encapsulant 306 is applied to integrated circuit chip 204 and substrate 202. In this case, however, encapsulant 306 is applied to less of the surface of substrate 202 than in the first exemplary embodiment and encapsulant 306 is not applied to a portion 314 of substrate 202 to provide an unobstructed surface for the formation of orifice 308. As in the first embodiment, encapsulant 306 may be an overmold formed from a polymer or other suitable material. Orifice 308 is formed through substrate 202 in this case to accommodate pins 210 if a thermal solution is desired. Orifice 308 may be a simple through hole or may be a through hole plated with a suitable material.
  • As shown in FIG. 3C, pin [0034] 210 mates with orifice 308 to hold pin 210 in place between retainer ring 310 and clip portion 312. This allows pin 210 to be easily removed if desired by compressing clip portion 312 and extracting pin 210 from orifice 308. As shown in FIG. 3C, integrated circuit chip 204 is a wirebond chip. The invention is not limited to this exemplary embodiment and, as shown in FIG. 3D, integrated circuit chip 204 may be a flip-chip, or any other suitable device. In this case, however, it is not necessary for encapsulant 306 to cover the upper surface of integrated circuit chip 204. This is illustrated in FIG. 3E, where encapsulant 326 is disposed over substrate 202 but does not encroach upon upper surface 324 of integrated circuit 204. In this exemplary embodiment, encapsulant 326 may be level with, lower than, or higher than upper surface 324.
  • It is also contemplated that in any of the above exemplary embodiments more than one [0035] holder 212 may be used to couple heatsink 214 to the encapsulant 206, 306. If more than one holder 212 is used, however, it is necessary to use additional pins 210 and apertures 208, 308 accordingly.
  • Referring to FIGS. [0036] 4A-4C a third exemplary embodiment of the present invention is shown. FIG. 4A shows that electronic package 400 is comprised of substrate 202, integrated circuit chip 204, encapsulant 406, and groove 408. In this exemplary embodiment groove 408, is formed along an edge of encapsulant 406 rather than in the surface of encapsulant 206 of FIG. 2B. As shown in FIG. 4A, elements similar to those of the first exemplary embodiment are shown with identical designations.
  • After integrated [0037] circuit chip 204 is mounted to substrate 202, encapsulant 406 is applied to integrated circuit chip 204 and substrate 202 similar to the first exemplary embodiment. As in the first embodiment, encapsulant 406 may be an overmold formed from a polymer or other suitable material. Groove 408 is formed along the edge of encapsulant 406 in this case to accommodate holder 412 if a thermal solution is desired. Groove 408 may be a V-shaped groove or any other shape suitable to mate with holder 412. Grooves 408 are formed on opposite sides of encapsulant 406 so that holder 412 may snap into place and maintain heatsink 214 in contact with the top surface of electronic package 400 as shown in FIG. 4B. Optionally, heat transfer medium 218 may be used between encapsulant 406 and heatsink 214 as in the first exemplary embodiment. Holder 412 may be a unitary resilient member formed from a metal, a polymer, or any other suitable material. In addition, holder 412 may be a single holder or more than one holder as desired. FIG. 4C is similar to FIG. 4A except that in place of groove 408 protrusion 414 is formed in encapsulant 406 to couple with holder 412.
  • Referring to FIGS. 5A and 5B, a fourth exemplary embodiment of the present invention is shown. FIG. 5A shows that [0038] electronic package 500 is comprised of substrate 202, integrated circuit chip 204, encapsulant 506, and slot 508. In this exemplary embodiment, slot 508 is formed in the surface of encapsulant 506 rather than along the edge of encapsulant 406 as shown in FIG. 4A. Elements similar to those of the first exemplary embodiment are shown with identical designations.
  • As shown in FIG. 5A, [0039] slot 508 is formed in the surface of encapsulant 506 in this case to accommodate holder 512 if a thermal solution is desired. Slot 508 may be a U-shaped slot or any other shape suitable to mate with and engage holder 512. Holder 512 may be a unitary resilient member formed from a metal, a polymer, or any other suitable material.
  • [0040] Slots 508 are formed on opposite sides of encapsulant 506 so that holder 512 may snap into place and maintain heatsink 214 in contact with the top surface of electronic package 500 as shown in FIG. 5B. Heatsink 214 may be applied to electronic package 500 by placing heatsink 214 on the surface of electronic package 500, placing holder 512 over heatsink 214, and compressing holder 512 to insert holder 512 into slots 508. Optionally, heat transfer medium 218 may be used between encapsulant 506 and heatsink 214 as in the first exemplary embodiment. Heatsink 214 may be removed by compressing holder 512 to release holder 512 from slots 508.
  • Referring to FIGS. 6A and 6B, a fifth exemplary embodiment of the present invention is shown. FIG. 6A shows that [0041] electronic package 600 is comprised of substrate 202, integrated circuit chip 204, encapsulant 606, and rib 608. In this exemplary embodiment, rib 608 is formed along the surface of encapsulant 606. Elements similar to those of the first exemplary embodiment are shown with identical designations.
  • As shown in FIG. 6A, [0042] rib 608 is formed on the surface of encapsulant 606 in this case to accommodate holder 612 if a thermal solution is desired. Rib 608 may be a an inverted U-shaped rib or any other shape suitable to mate with and engage holder 612. Holder 612 may be a unitary resilient member formed from a metal, a polymer, or any other suitable material. Ribs 608 are formed on opposite sides of encapsulant 606 so that holder 612 may snap into place and maintain heatsink 214 in contact with the top surface of electronic package 600 as shown in FIG. 6B. Heatsink 214 may be applied to electronic package 600 by placing heatsink 214 on the surface of electronic package 600, placing holder 612 over heatsink 214, and compressing holder 612 to engage holder 612 with ribs 608. Optionally, heat transfer medium 218 may be used between encapsulant 606 and heatsink 214 as in the first exemplary embodiment. Heatsink 214 may be removed by compressing holder 612 to release holder 612 from ribs 608.
  • Although the invention is illustrated and described herein with reference to specific embodiments, the invention is not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the invention. [0043]

Claims (55)

What is claimed:
1. An electronic package assembly comprising:
a substrate having a first surface and a second surface;
an integrated circuit chip having a top surface;
first attaching means for attaching the integrated circuit chip to the first surface of the substrate;
encapsulating means for encapsulating the integrated circuit chip, the encapsulating means contacting at least a portion of the first surface of the substrate and having a top portion; and
second attaching means formed in the top portion of the encapsulating means.
2. The electronic package assembly of
claim 1
, wherein the substrate is a laminated substrate having a plurality of layers.
3. The electronic package assembly of
claim 2
, wherein the substrate is a polymer.
4. The electronic package assembly of
claim 1
, wherein the integrated circuit chip is a wirebond chip having a lower surface and the first attaching means physically bonds the lower surface of the wirebond chip to the first surface of the substrate and electrically connects the top surface of the wirebond chip to the first surface of the substrate.
5. The electronic package assembly of
claim 1
, wherein the encapsulating means is an overmold formed on the top surface of the integrated circuit chip and on the first surface of the substrate.
6. The electronic package assembly of
claim 5
, wherein the overmold is a polymer.
7. The electronic package assembly of
claim 5
, wherein the second attaching means is an orifice formed in the top portion of the overmold.
8. The electronic package assembly of
claim 7
, further comprising an attaching member having an upper portion and a bottom portion, the attaching member detachably coupled to the orifice at the bottom portion of the attaching member.
9. The electronic package assembly of
claim 8
, wherein the attaching member is one of a push pin, a threaded post, and a solder pin.
10. The electronic package assembly of
claim 8
, further comprising:
heat dissipating means disposed on the top portion of the overmold, and
third attaching means detachably coupled to the attaching member at the upper portion of the attaching member, the third attaching means aligned with the heat dissipating means and maintaining the heat dissipating means in contact with the top portion of the overmold.
11. The electronic package assembly of
claim 10
, further comprising heat transfer means disposed between the heat dissipating means and the overmold.
12. The electronic package assembly of
claim 11
, wherein the heat transfer means is one of an epoxy, an acrylic a thermal grease, a conductive pad and a thermal tape.
13. The electronic package assembly of
claim 10
, further comprising fourth attaching means for attaching the second surface of the substrate to a circuit board.
14. The electronic package assembly of
claim 13
, wherein the fourth attaching means is a ball grid array (BGA).
15. The electronic package assembly of
claim 7
, wherein the orifice penetrates the substrate from the first surface to the second surface of the substrate.
16. The electronic package assembly of
claim 15
, wherein the orifice is a plated through-hole.
17. The electronic package assembly of
claim 1
, wherein the integrated circuit chip is a flip-chip having a lower surface and the first attaching means mechanically and electrically bonds the lower surface of the flip-chip to the first surface of the substrate.
18. The electronic package assembly of
claim 17
, wherein the first attaching means is one of a controlled collapse chip connection (C4), a gold bump, and a conductive epoxy.
19. The electronic package assembly of
claim 1
, wherein the top portion of the encapsulating means has an edge portion and the second attaching means is formed along the edge portion of the encapsulating means.
20. The electronic package assembly of
claim 19
, wherein the encapsulating means is an overmold, formed on the top surface of the integrated circuit chip and on the first surface of the substrate, and the second attaching means is a protrusion formed along the edge portion of the overmold.
21. The electronic package assembly of
claim 19
, wherein the encapsulating means is an overmold, formed on the top surface of the integrated circuit chip and on the first surface of the substrate, and the second attaching means is a groove formed along the edge portion of the overmold.
22. The electronic package assembly of
claim 21
, wherein the top portion of the overmold has an opposing edge portion and the groove is formed along both the opposing edge portion and the edge portion of the overmold.
23. The electronic package assembly of
claim 22
, wherein the groove is V-shaped.
24. The electronic package assembly of
claim 23
, further comprising:
heat dissipating means disposed on the top portion of the overmold, and
third attaching means detachably coupled to the overmold, the third attaching means aligned with the heat dissipating means and maintaining the heat dissipating means in contact with the top portion of the overmold.
25. The electronic package assembly of
claim 24
, further comprising heat transfer means disposed between the heat dissipating means and the overmold.
26. The electronic package assembly of
claim 25
, wherein the heat transfer means is one of an epoxy, an acrylic a thermal grease, a conductive pad and a thermal tape.
27. The electronic package assembly of
claim 24
, wherein the third attaching means engages the groove formed in the overmold.
28. The electronic package assembly of
claim 27
, further comprising fourth attaching means for attaching the second surface of the substrate to a circuit board.
29. The electronic package assembly of
claim 28
, wherein the fourth attaching means is a ball grid array (BGA).
30. The electronic package assembly of
claim 19
, wherein the encapsulating means is an overmold, formed on the top surface of the integrated circuit chip and on the first surface of the substrate, and the second attaching means is a slot formed along the edge portion of the overmold.
31. The electronic package assembly of
claim 30
, further comprising:
heat dissipating means disposed on the top portion of the overmold, and
third attaching means detachably coupled to the overmold, the third attaching means aligned with the heat dissipating means and maintaining the heat dissipating means in contact with the top portion of the overmold.
32. The electronic package assembly of
claim 31
, further comprising heat transfer means disposed between the heat dissipating means and the overmold.
33. The electronic package assembly of
claim 32
, wherein the heat transfer means is one of an epoxy, an acrylic a thermal grease, a conductive pad and a thermal tape.
34. The electronic package assembly of
claim 31
, wherein the third attaching means engages the slot formed in the overmold.
35. The electronic package assembly of
claim 34
, wherein the third attaching means is at least one unitary resilient member.
36. The electronic package assembly of
claim 35
, wherein the third attaching means is one of a metal and a polymer.
37. The electronic package assembly of
claim 19
, wherein the encapsulating means is an overmold, formed on the top surface of the integrated circuit chip and on the first surface of the substrate, and the second attaching means is a rib formed along the top portion of the overmold.
38. The electronic package assembly of
claim 37
, further comprising:
heat dissipating means disposed on the top portion of the overmold, and
third attaching means detachably coupled to the overmold, the third attaching means aligned with the heat dissipating means and maintaining the heat dissipating means in contact with the top portion of the overmold.
39. The electronic package assembly of
claim 38
, further comprising heat transfer means disposed between the heat dissipating means and the overmold.
40. The electronic package assembly of
claim 39
, wherein the heat transfer means is one of an epoxy, an acrylic a thermal grease, a conductive pad and a thermal tape.
41. The electronic package assembly of
claim 38
, wherein the third attaching means engages the rib formed in the overmold.
42. The electronic package assembly of
claim 41
, wherein the third attaching means is at least one unitary resilient member.
43. The electronic package assembly of
claim 42
, wherein the third attaching means is one of a metal and a polymer.
44. An electronic package assembly comprising:
a substrate having a first surface, a second surface, and an upper portion;
a flip-chip having a top surface and a bottom surface;
first attaching means for attaching the flip-chip to the first surface of the substrate; and
second attaching means formed along the upper portion of the substrate.
45. The electronic package assembly of
claim 44
, wherein the first attaching means mechanically and electrically bonds the bottom surface of the flip-chip to the first surface of the substrate.
46. The electronic package assembly of
claim 45
, wherein the first attaching means is one of a controlled collapse chip connection (C4), a gold bump, and a conductive epoxy.
47. The electronic package assembly of
claim 44
, wherein the second attaching means is a rib formed along the upper portion of the substrate.
48. The electronic package assembly of
claim 47
, further comprising:
heat dissipating means disposed on the top surface of the flip-chip, and
third attaching means detachably coupled to the substrate, the third attaching means aligned with the heat dissipating means and maintaining the heat dissipating means in contact with the top surface of the flip-chip.
49. The electronic package assembly of
claim 48
, further comprising heat transfer means disposed between the heat dissipating means and the overmold.
50. The electronic package assembly of
claim 49
, wherein the heat transfer means is one of an epoxy, an acrylic a thermal grease, a conductive pad and a thermal tape.
51. The electronic package assembly of
claim 48
, wherein the third attaching means engages the rib formed on the substrate.
52. The electronic package assembly of
claim 51
, wherein the third attaching means is at least one unitary resilient member.
53. The electronic package assembly of
claim 52
, wherein the third attaching means is one of a metal and a polymer.
54. A method for packaging an electronic assembly comprising the steps of:
(a) attaching an integrated circuit chip to a first surface of a substrate using a first attachment,
(b) encapsulating the integrated circuit chip using an encapsulant contacting the integrated circuit chip and at least a portion of the first surface of the substrate, and
(c) forming a second attachment in a top portion of the encapsulant.
55. The method for packaging of
claim 54
, further comprising the step of:
(d) attaching a heat dissipater to the encapsulant using a third attachment.
US09/753,642 1997-12-17 2001-01-03 Integral design features for heatsink attach for electronic packages Expired - Fee Related US6373703B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/753,642 US6373703B2 (en) 1997-12-17 2001-01-03 Integral design features for heatsink attach for electronic packages

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/991,903 US5969947A (en) 1997-12-17 1997-12-17 Integral design features for heatsink attach for electronic packages
US30648699A 1999-05-06 1999-05-06
US09/753,642 US6373703B2 (en) 1997-12-17 2001-01-03 Integral design features for heatsink attach for electronic packages

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US30648699A Division 1997-12-17 1999-05-06

Publications (2)

Publication Number Publication Date
US20010005312A1 true US20010005312A1 (en) 2001-06-28
US6373703B2 US6373703B2 (en) 2002-04-16

Family

ID=25537704

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/991,903 Expired - Fee Related US5969947A (en) 1997-12-17 1997-12-17 Integral design features for heatsink attach for electronic packages
US09/753,642 Expired - Fee Related US6373703B2 (en) 1997-12-17 2001-01-03 Integral design features for heatsink attach for electronic packages

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/991,903 Expired - Fee Related US5969947A (en) 1997-12-17 1997-12-17 Integral design features for heatsink attach for electronic packages

Country Status (3)

Country Link
US (2) US5969947A (en)
KR (1) KR100312236B1 (en)
MY (1) MY117421A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003107418A1 (en) * 2002-06-12 2003-12-24 Robert Bosch Gmbh Cooling body
EP1385206A3 (en) * 2002-07-26 2004-03-17 STMicroelectronics, Inc. Method and system for removing heat from an active area of an integrated circuit device
US20070132074A1 (en) * 2005-12-09 2007-06-14 Fan Tsai Chip package structure
US20120098117A1 (en) * 2010-10-22 2012-04-26 Renesas Technology America, Inc. Power and thermal design using a common heat sink on top of high thermal conductive resin package

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3070579B2 (en) * 1998-06-10 2000-07-31 日本電気株式会社 Semiconductor device mounting structure and mounting method
US6117797A (en) * 1998-09-03 2000-09-12 Micron Technology, Inc. Attachment method for heat sinks and devices involving removal of misplaced encapsulant
KR100302594B1 (en) * 1998-10-14 2001-09-22 김영환 Member for semiconductor package, and semiconductor package and fabrication thereof
US6075699A (en) * 1999-01-29 2000-06-13 Chip Coolers, Inc. Heat sink assembly with snap-in legs
US6101096A (en) * 1999-06-10 2000-08-08 Intel Corporation Heat sink clip for an electronic assembly
TW500244U (en) * 1999-06-11 2002-08-21 Foxconn Prec Components Co Ltd Buckle device for heat dissipater
US6312972B1 (en) * 1999-08-09 2001-11-06 International Business Machines Corporation Pre-bond encapsulation of area array terminated chip and wafer scale packages
US6472742B1 (en) * 1999-09-30 2002-10-29 Intel Corporation Thermal gap control
US6492202B1 (en) * 1999-12-28 2002-12-10 Motorola, Inc. Method of assembling components onto a circuit board
KR100370652B1 (en) * 2000-07-13 2003-02-05 삼성전기주식회사 Heatsink fixing device
DE20121867U1 (en) * 2000-11-23 2003-08-14 Océ Printing Systems GmbH, 85586 Poing Device for cooling electronic components, for example integrated circuits
US6507120B2 (en) * 2000-12-22 2003-01-14 Siliconware Precision Industries Co., Ltd. Flip chip type quad flat non-leaded package
US6580167B1 (en) * 2001-04-20 2003-06-17 Amkor Technology, Inc. Heat spreader with spring IC package
US6562655B1 (en) 2001-04-20 2003-05-13 Amkor Technology, Inc. Heat spreader with spring IC package fabrication method
US6765806B1 (en) * 2001-06-12 2004-07-20 Lsi Logic Corporation Composition with EMC shielding characteristics
DE10137666A1 (en) * 2001-08-01 2003-02-27 Infineon Technologies Ag Protection device for assemblies and process for their manufacture
US6563198B1 (en) 2001-08-01 2003-05-13 Lsi Logic Corporation Adhesive pad having EMC shielding characteristics
US6884101B2 (en) * 2001-10-17 2005-04-26 Hewlett-Packard Development Company, L.P. Interposer one-step load and self-lock socket
TW527068U (en) * 2002-03-20 2003-04-01 Hon Hai Prec Ind Co Ltd Clip for heat dissipation device
TW590243U (en) * 2002-06-28 2004-06-01 Hon Hai Prec Components Co Ltd Lateral slide resisting structure for heat sink
US7732918B2 (en) * 2003-08-25 2010-06-08 Nanoconduction, Inc. Vapor chamber heat sink having a carbon nanotube fluid interface
US7538422B2 (en) * 2003-08-25 2009-05-26 Nanoconduction Inc. Integrated circuit micro-cooler having multi-layers of tubes of a CNT array
US7477527B2 (en) * 2005-03-21 2009-01-13 Nanoconduction, Inc. Apparatus for attaching a cooling structure to an integrated circuit
US8048688B2 (en) * 2006-10-24 2011-11-01 Samsung Electronics Co., Ltd. Method and apparatus for evaluation and improvement of mechanical and thermal properties of CNT/CNF arrays
US20070114658A1 (en) * 2004-08-24 2007-05-24 Carlos Dangelo Integrated Circuit Micro-Cooler with Double-Sided Tubes of a CNT Array
US7109581B2 (en) * 2003-08-25 2006-09-19 Nanoconduction, Inc. System and method using self-assembled nano structures in the design and fabrication of an integrated circuit micro-cooler
TWM246964U (en) * 2003-09-30 2004-10-11 Hon Hai Prec Ind Co Ltd Clip for heat sink
US20050105278A1 (en) * 2003-11-17 2005-05-19 Shintani Peter R. Apparatus and method for dissipating thermal energy generated by a peripheral card
US7180173B2 (en) * 2003-11-20 2007-02-20 Taiwan Semiconductor Manufacturing Co. Ltd. Heat spreader ball grid array (HSBGA) design for low-k integrated circuits (IC)
US20050264998A1 (en) * 2004-05-25 2005-12-01 3M Innovative Properties Company Heat sink assembly
US7457922B2 (en) * 2004-11-20 2008-11-25 International Business Machines Corporation Cache line placement prediction for multiprocessor non-uniform cache architecture systems
KR100731482B1 (en) * 2005-05-31 2007-06-21 삼성에스디아이 주식회사 Drive circuit board and flat display apparatus including the same
TWM296401U (en) * 2006-03-07 2006-08-21 Cooler Master Co Ltd Fixed structure of heat sink
US7898093B1 (en) 2006-11-02 2011-03-01 Amkor Technology, Inc. Exposed die overmolded flip chip package and fabrication method
US7498673B2 (en) * 2006-11-21 2009-03-03 International Business Machines Corporation Heatplates for heatsink attachment for semiconductor chips
US20090021915A1 (en) * 2007-07-17 2009-01-22 Inventec Multimedia & Telecom (Tianjin) Co., Ltd. Multi-layer heat-dissipating device
KR20120000282A (en) * 2010-06-25 2012-01-02 삼성전자주식회사 Heat spreader and semiconductor package compring the same
US8940587B1 (en) 2012-07-11 2015-01-27 Amkor Technology, Inc. Die seal design and method and apparatus for integrated circuit production
DE102013220880B4 (en) * 2013-10-15 2016-08-18 Infineon Technologies Ag An electronic semiconductor package having an electrically insulating, thermal interface structure on a discontinuity of an encapsulation structure, and a manufacturing method therefor, and an electronic device having the same
JP6459418B2 (en) * 2014-11-13 2019-01-30 富士電機株式会社 Semiconductor device and manufacturing method thereof
US10109547B2 (en) 2016-01-29 2018-10-23 Taiwan Semiconductor Manufacturing Company, Llc Semiconductor device and method of manufacture

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5022462A (en) 1986-04-30 1991-06-11 International Business Machines Corp. Flexible finned heat exchanger
KR0168841B1 (en) * 1990-01-29 1999-01-15 폴 와인스타인 Metal electronic package and the manufacture method
US5200809A (en) * 1991-09-27 1993-04-06 Vlsi Technology, Inc. Exposed die-attach heatsink package
US5249101A (en) 1992-07-06 1993-09-28 International Business Machines Corporation Chip carrier with protective coating for circuitized surface
US5386144A (en) * 1993-06-18 1995-01-31 Lsi Logic Corporation Snap on heat sink attachment
US5371652A (en) 1993-11-15 1994-12-06 Thermalloy, Inc. Spring clamp assembly with electrically insulating shoe
JP3454888B2 (en) 1993-11-24 2003-10-06 富士通株式会社 Electronic component unit and method of manufacturing the same
US5602719A (en) 1995-11-13 1997-02-11 Intel Corporation No handle zip socket
JP3432982B2 (en) 1995-12-13 2003-08-04 沖電気工業株式会社 Method for manufacturing surface mount semiconductor device
US5789813A (en) 1996-09-30 1998-08-04 Lsi Logic Corporation Ball grid array package with inexpensive threaded secure locking mechanism to allow removal of a threaded heat sink therefrom
US6008536A (en) 1997-06-23 1999-12-28 Lsi Logic Corporation Grid array device package including advanced heat transfer mechanisms
US5901041A (en) 1997-12-02 1999-05-04 Northern Telecom Limited Flexible integrated circuit package

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003107418A1 (en) * 2002-06-12 2003-12-24 Robert Bosch Gmbh Cooling body
US7054158B2 (en) 2002-06-12 2006-05-30 Robert Bosch Gmbh Cooling body
EP1385206A3 (en) * 2002-07-26 2004-03-17 STMicroelectronics, Inc. Method and system for removing heat from an active area of an integrated circuit device
US20070132074A1 (en) * 2005-12-09 2007-06-14 Fan Tsai Chip package structure
US20120098117A1 (en) * 2010-10-22 2012-04-26 Renesas Technology America, Inc. Power and thermal design using a common heat sink on top of high thermal conductive resin package

Also Published As

Publication number Publication date
KR100312236B1 (en) 2002-01-15
KR19990062847A (en) 1999-07-26
US6373703B2 (en) 2002-04-16
MY117421A (en) 2004-06-30
US5969947A (en) 1999-10-19

Similar Documents

Publication Publication Date Title
US5969947A (en) Integral design features for heatsink attach for electronic packages
US7202561B2 (en) Semiconductor package with heat dissipating structure and method of manufacturing the same
US5866943A (en) System and method for forming a grid array device package employing electomagnetic shielding
JP3560488B2 (en) Chip scale package for multichip
US6563712B2 (en) Heak sink chip package
US7427535B2 (en) Semiconductor/printed circuit board assembly, and computer system
USRE42653E1 (en) Semiconductor package with heat dissipating structure
US6449159B1 (en) Semiconductor module with imbedded heat spreader
US5684330A (en) Chip-sized package having metal circuit substrate
KR100269528B1 (en) High performance, low cost multi-chip module package
US6111313A (en) Integrated circuit package having a stiffener dimensioned to receive heat transferred laterally from the integrated circuit
US20060194373A1 (en) Methods for assembling semiconductor devices and interposers
EP0660399A2 (en) Ball-grid-array integrated circuit package with thermal conductivity
US5869889A (en) Thin power tape ball grid array package
US7006353B2 (en) Apparatus and method for attaching a heat sink to an integrated circuit module
US7605020B2 (en) Semiconductor chip package
US20040080036A1 (en) System in package structure
US5586010A (en) Low stress ball grid array package
EP0528291A2 (en) Semiconductor chip module and method for manufacturing the same
US6396699B1 (en) Heat sink with chip die EMC ground interconnect
EP1627428B1 (en) An integrated circuit package employing a head-spreader member
US6437984B1 (en) Thermally enhanced chip scale package
GB2344690A (en) Cavity down ball grid array module
US7019410B1 (en) Die attach material for TBGA or flexible circuitry
US6498390B1 (en) Integrated circuit package that includes a thermally conductive tape which attaches a thermal element to a plastic housing

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100416