US11996462B2 - Ferroelectric field effect transistors having enhanced memory window and methods of making the same - Google Patents
Ferroelectric field effect transistors having enhanced memory window and methods of making the same Download PDFInfo
- Publication number
- US11996462B2 US11996462B2 US17/097,841 US202017097841A US11996462B2 US 11996462 B2 US11996462 B2 US 11996462B2 US 202017097841 A US202017097841 A US 202017097841A US 11996462 B2 US11996462 B2 US 11996462B2
- Authority
- US
- United States
- Prior art keywords
- layer
- gate dielectric
- dielectric layer
- semiconductor layer
- single crystalline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title description 76
- 230000005669 field effect Effects 0.000 title description 15
- 239000004065 semiconductor Substances 0.000 claims abstract description 376
- 239000000463 material Substances 0.000 claims abstract description 337
- 229910052751 metal Inorganic materials 0.000 claims description 143
- 239000000758 substrate Substances 0.000 claims description 133
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 20
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 11
- 229910052760 oxygen Inorganic materials 0.000 claims description 11
- 239000001301 oxygen Substances 0.000 claims description 11
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 10
- 229910052732 germanium Inorganic materials 0.000 claims description 6
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 5
- 229910052799 carbon Inorganic materials 0.000 claims description 5
- 230000007547 defect Effects 0.000 abstract description 124
- 239000010410 layer Substances 0.000 description 921
- 230000008569 process Effects 0.000 description 66
- 239000003989 dielectric material Substances 0.000 description 59
- 238000000151 deposition Methods 0.000 description 45
- 238000012545 processing Methods 0.000 description 39
- 230000015572 biosynthetic process Effects 0.000 description 37
- 238000010410 dusting Methods 0.000 description 35
- -1 KNbO3) Chemical compound 0.000 description 34
- 239000002019 doping agent Substances 0.000 description 32
- 238000010849 ion bombardment Methods 0.000 description 31
- 230000008021 deposition Effects 0.000 description 25
- 238000000429 assembly Methods 0.000 description 24
- 230000000712 assembly Effects 0.000 description 24
- 238000000231 atomic layer deposition Methods 0.000 description 23
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 21
- 239000011810 insulating material Substances 0.000 description 21
- 239000002184 metal Substances 0.000 description 21
- 229910052814 silicon oxide Inorganic materials 0.000 description 21
- 239000004020 conductor Substances 0.000 description 20
- 125000006850 spacer group Chemical group 0.000 description 20
- 239000010936 titanium Substances 0.000 description 20
- 238000002955 isolation Methods 0.000 description 19
- 238000005229 chemical vapour deposition Methods 0.000 description 18
- 239000007772 electrode material Substances 0.000 description 18
- 229910052706 scandium Inorganic materials 0.000 description 18
- 229910052719 titanium Inorganic materials 0.000 description 18
- 229910052727 yttrium Inorganic materials 0.000 description 18
- 239000007769 metal material Substances 0.000 description 17
- 230000004888 barrier function Effects 0.000 description 16
- 229910052738 indium Inorganic materials 0.000 description 16
- 229910052581 Si3N4 Inorganic materials 0.000 description 15
- 229910000449 hafnium oxide Inorganic materials 0.000 description 15
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 15
- 229920002120 photoresistant polymer Polymers 0.000 description 15
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 15
- 230000006870 function Effects 0.000 description 14
- 229910052710 silicon Inorganic materials 0.000 description 14
- 125000004429 atom Chemical group 0.000 description 13
- 150000002500 ions Chemical class 0.000 description 13
- 239000010703 silicon Substances 0.000 description 13
- 229910052726 zirconium Inorganic materials 0.000 description 13
- 238000005137 deposition process Methods 0.000 description 12
- 238000005468 ion implantation Methods 0.000 description 12
- 150000001875 compounds Chemical class 0.000 description 10
- 229910052735 hafnium Inorganic materials 0.000 description 10
- 239000007943 implant Substances 0.000 description 10
- 238000010348 incorporation Methods 0.000 description 10
- 239000011261 inert gas Substances 0.000 description 10
- 229910052746 lanthanum Inorganic materials 0.000 description 10
- 230000002093 peripheral effect Effects 0.000 description 10
- 239000000203 mixture Substances 0.000 description 8
- 239000012071 phase Substances 0.000 description 8
- 239000002356 single layer Substances 0.000 description 8
- 239000000126 substance Substances 0.000 description 8
- 235000012431 wafers Nutrition 0.000 description 8
- 239000000956 alloy Substances 0.000 description 7
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 7
- 229910052750 molybdenum Inorganic materials 0.000 description 7
- 229910052721 tungsten Inorganic materials 0.000 description 7
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 6
- 229910045601 alloy Inorganic materials 0.000 description 6
- 229910002113 barium titanate Inorganic materials 0.000 description 6
- 229910052791 calcium Inorganic materials 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 6
- 229910052761 rare earth metal Inorganic materials 0.000 description 6
- 239000005368 silicate glass Substances 0.000 description 6
- 229910052709 silver Inorganic materials 0.000 description 6
- XKRFYHLGVUSROY-UHFFFAOYSA-N argon Substances [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 5
- 229910052786 argon Inorganic materials 0.000 description 5
- 239000002178 crystalline material Substances 0.000 description 5
- 239000001307 helium Substances 0.000 description 5
- 229910052734 helium Inorganic materials 0.000 description 5
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 5
- 238000002513 implantation Methods 0.000 description 5
- 229910044991 metal oxide Inorganic materials 0.000 description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 5
- 239000010937 tungsten Substances 0.000 description 5
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 4
- 229910012463 LiTaO3 Inorganic materials 0.000 description 4
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 229910010252 TiO3 Inorganic materials 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- LFVGISIMTYGQHF-UHFFFAOYSA-N ammonium dihydrogen phosphate Chemical compound [NH4+].OP(O)([O-])=O LFVGISIMTYGQHF-UHFFFAOYSA-N 0.000 description 4
- 238000004380 ashing Methods 0.000 description 4
- 229910002115 bismuth titanate Inorganic materials 0.000 description 4
- 125000004432 carbon atom Chemical group C* 0.000 description 4
- 229910021540 colemanite Inorganic materials 0.000 description 4
- 229910021419 crystalline silicon Inorganic materials 0.000 description 4
- 229910052731 fluorine Inorganic materials 0.000 description 4
- 239000011737 fluorine Substances 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 4
- 229910052451 lead zirconate titanate Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- 235000019837 monoammonium phosphate Nutrition 0.000 description 4
- 229910000402 monopotassium phosphate Inorganic materials 0.000 description 4
- 235000019796 monopotassium phosphate Nutrition 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 229910052756 noble gas Inorganic materials 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 230000010287 polarization Effects 0.000 description 4
- 229910052707 ruthenium Inorganic materials 0.000 description 4
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 239000002243 precursor Substances 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 3
- 239000011800 void material Substances 0.000 description 3
- WSMQKESQZFQMFW-UHFFFAOYSA-N 5-methyl-pyrazole-3-carboxylic acid Chemical compound CC1=CC(C(O)=O)=NN1 WSMQKESQZFQMFW-UHFFFAOYSA-N 0.000 description 2
- 229910002116 Bi12TiO20 Inorganic materials 0.000 description 2
- 229910002118 Bi2Ti2O7 Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910052688 Gadolinium Inorganic materials 0.000 description 2
- 239000007836 KH2PO4 Substances 0.000 description 2
- 229910003334 KNbO3 Inorganic materials 0.000 description 2
- 229910003327 LiNbO3 Inorganic materials 0.000 description 2
- 229910003237 Na0.5Bi0.5TiO3 Inorganic materials 0.000 description 2
- 239000002033 PVDF binder Substances 0.000 description 2
- 229910020294 Pb(Zr,Ti)O3 Inorganic materials 0.000 description 2
- 229910003781 PbTiO3 Inorganic materials 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- NLYQCXZIMZFFMR-UHFFFAOYSA-N [Ba].[Eu] Chemical compound [Ba].[Eu] NLYQCXZIMZFFMR-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 229910000387 ammonium dihydrogen phosphate Inorganic materials 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 2
- FSAJRXGMUISOIW-UHFFFAOYSA-N bismuth sodium Chemical compound [Na].[Bi] FSAJRXGMUISOIW-UHFFFAOYSA-N 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- WZISDKTXHMETKG-UHFFFAOYSA-H dimagnesium;dipotassium;trisulfate Chemical compound [Mg+2].[Mg+2].[K+].[K+].[O-]S([O-])(=O)=O.[O-]S([O-])(=O)=O.[O-]S([O-])(=O)=O WZISDKTXHMETKG-UHFFFAOYSA-H 0.000 description 2
- NKZSPGSOXYXWQA-UHFFFAOYSA-N dioxido(oxo)titanium;lead(2+) Chemical compound [Pb+2].[O-][Ti]([O-])=O NKZSPGSOXYXWQA-UHFFFAOYSA-N 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- GPMBECJIPQBCKI-UHFFFAOYSA-N germanium telluride Chemical compound [Te]=[Ge]=[Te] GPMBECJIPQBCKI-UHFFFAOYSA-N 0.000 description 2
- KQHQLIAOAVMAOW-UHFFFAOYSA-N hafnium(4+) oxygen(2-) zirconium(4+) Chemical compound [O--].[O--].[O--].[O--].[Zr+4].[Hf+4] KQHQLIAOAVMAOW-UHFFFAOYSA-N 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- HFGPZNIAWCZYJU-UHFFFAOYSA-N lead zirconate titanate Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ti+4].[Zr+4].[Pb+2] HFGPZNIAWCZYJU-UHFFFAOYSA-N 0.000 description 2
- GQYHUHYESMUTHG-UHFFFAOYSA-N lithium niobate Chemical compound [Li+].[O-][Nb](=O)=O GQYHUHYESMUTHG-UHFFFAOYSA-N 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 229910001092 metal group alloy Inorganic materials 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- ZPZCREMGFMRIRR-UHFFFAOYSA-N molybdenum titanium Chemical compound [Ti].[Mo] ZPZCREMGFMRIRR-UHFFFAOYSA-N 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- PJNZPQUBCPKICU-UHFFFAOYSA-N phosphoric acid;potassium Chemical compound [K].OP(O)(O)=O PJNZPQUBCPKICU-UHFFFAOYSA-N 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 229920002981 polyvinylidene fluoride Polymers 0.000 description 2
- GNSKLFRGEWLPPA-UHFFFAOYSA-M potassium dihydrogen phosphate Chemical compound [K+].OP(O)([O-])=O GNSKLFRGEWLPPA-UHFFFAOYSA-M 0.000 description 2
- LJCNRYVRMXRIQR-OLXYHTOASA-L potassium sodium L-tartrate Chemical compound [Na+].[K+].[O-]C(=O)[C@H](O)[C@@H](O)C([O-])=O LJCNRYVRMXRIQR-OLXYHTOASA-L 0.000 description 2
- 229940074439 potassium sodium tartrate Drugs 0.000 description 2
- UKDIAJWKFXFVFG-UHFFFAOYSA-N potassium;oxido(dioxo)niobium Chemical compound [K+].[O-][Nb](=O)=O UKDIAJWKFXFVFG-UHFFFAOYSA-N 0.000 description 2
- WYOHGPUPVHHUGO-UHFFFAOYSA-K potassium;oxygen(2-);titanium(4+);phosphate Chemical compound [O-2].[K+].[Ti+4].[O-]P([O-])([O-])=O WYOHGPUPVHHUGO-UHFFFAOYSA-K 0.000 description 2
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 2
- 150000004760 silicates Chemical class 0.000 description 2
- 229910021483 silicon-carbon alloy Inorganic materials 0.000 description 2
- 239000011734 sodium Substances 0.000 description 2
- 235000011006 sodium potassium tartrate Nutrition 0.000 description 2
- 229910052712 strontium Inorganic materials 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 238000013519 translation Methods 0.000 description 2
- 239000012808 vapor phase Substances 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 210000000746 body region Anatomy 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- WUAPFZMCVAUBPE-UHFFFAOYSA-N rhenium atom Chemical compound [Re] WUAPFZMCVAUBPE-UHFFFAOYSA-N 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/516—Insulating materials associated therewith with at least one ferroelectric layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/3115—Doping the insulating layers
- H01L21/31155—Doping the insulating layers by ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40111—Multistep manufacturing processes for data storage electrodes the electrodes comprising a layer which is used for its ferroelectric properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6684—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a ferroelectric gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/78391—Field effect transistors with field effect produced by an insulated gate the gate comprising a layer which is used for its ferroelectric properties
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
- H10B51/10—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
- H10B51/20—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors characterised by the three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
- H10B51/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors characterised by the memory core region
Definitions
- the present disclosure relates generally to the field of semiconductor devices, and particularly to ferroelectric field effect transistors having enhanced memory windows and methods of making the same.
- a ferroelectric memory device can store data in the form of a polarization direction of the dipole moment of a ferroelectric material portion, which can be detected, for example, by the threshold voltage of a field effect transistor having a channel adjacent to the ferroelectric material portion.
- the threshold voltage of the field effect transistor changes depending on the polarization direction of the dipole moment of the ferroelectric material portion.
- the data bit stored in the ferroelectric material portion can be read, i.e., sensed, by measuring the threshold voltage of the field effect transistor.
- a ferroelectric transistor which comprises: a semiconductor channel comprising a semiconductor material; a defect containing ferroelectric gate dielectric layer located on a surface of the semiconductor channel and comprising at least one of a noble gas element or nanoclusters of a non-polar metallic element that does not form a ferroelectric oxide material upon combination with oxygen at an atomic percentage in a range from 0.01% to 10%; a gate electrode located on the defect containing ferroelectric gate dielectric layer; a source region located on a first end portion of the semiconductor channel; and a drain region located on a second end portion of the semiconductor channel.
- a method of forming a ferroelectric transistor comprises: forming a ferroelectric gate dielectric layer located on a surface of a semiconductor layer; incorporating a non-polar metallic element that does not form a ferroelectric oxide material upon combination with oxygen into the ferroelectric gate dielectric layer at an atomic percentage in a range from 0.01% to 10%; forming a gate electrode prior to, or after, incorporation of the non-polar metallic element into the ferroelectric gate dielectric layer; and forming a source region and a drain region on, or within, the semiconductor layer.
- a ferroelectric transistor which comprises: a strained single crystalline semiconductor layer; a strained ferroelectric gate dielectric layer located on a top surface of the strained single crystalline semiconductor layer; a gate electrode located on the strained ferroelectric gate dielectric layer; and a source region and a drain region embedded within or in contact with the strained single crystalline semiconductor layer and laterally spaced apart from each other by a semiconductor channel located within the strained single crystalline semiconductor layer and underlying the strained ferroelectric gate dielectric layer.
- a method of forming a ferroelectric transistor comprises: forming a strained single crystalline semiconductor layer over a substrate semiconductor layer, wherein the substrate semiconductor layer comprises a first single crystalline semiconductor material and has a first in-plane average lattice constant, and the strained single crystalline semiconductor layer comprises a second single crystalline semiconductor material and is in epitaxial alignment with the first single crystalline semiconductor material and has a second in-plane average lattice constant that is different from the first in-plane average lattice constant; forming a gate structure including a strained ferroelectric gate dielectric layer and a gate electrode over a top surface of the strained single crystalline semiconductor layer; and forming a source region and a drain region embedded within, or on, the strained single crystalline semiconductor layer, wherein the source region and the drain region are laterally spaced apart from each other by a semiconductor channel located within the strained single crystalline semiconductor layer and underlies the strained ferroelectric gate dielectric layer.
- FIGS. 1 A- 1 F are sequential vertical cross-sectional views of a first exemplary structure according to an embodiment of the present disclosure.
- FIG. 2 A- 2 F are sequential vertical cross-sectional views of a second exemplary structure according to an embodiment of the present disclosure.
- FIG. 3 A- 3 F are sequential vertical cross-sectional views of a third exemplary structure according to an embodiment of the present disclosure.
- FIG. 4 A- 4 F are sequential vertical cross-sectional views of a fourth exemplary structure according to an embodiment of the present disclosure.
- FIG. 5 A- 5 F are sequential vertical cross-sectional views of a fifth exemplary structure according to an embodiment of the present disclosure.
- FIG. 6 A- 6 F are sequential vertical cross-sectional views of a sixth exemplary structure according to an embodiment of the present disclosure.
- FIG. 7 A- 7 F are sequential vertical cross-sectional views of a seventh exemplary structure according to an embodiment of the present disclosure.
- FIG. 8 is a schematic vertical cross-sectional view of an eighth exemplary structure after formation of at least one peripheral device and a vertically alternating sequence of insulating layers and spacer material layers according to an embodiment of the present disclosure.
- FIG. 9 is a schematic vertical cross-sectional view of the eighth exemplary structure after formation of stepped terraces and a retro-stepped dielectric material portion according to an embodiment of the present disclosure.
- FIG. 10 A is a schematic vertical cross-sectional view of the eighth exemplary structure after formation of line trenches according to an embodiment of the present disclosure.
- FIG. 10 B is a top-down view of the eighth exemplary structure of FIG. 10 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 10 A .
- FIG. 11 A is a vertical cross-sectional view of a line trench in the eighth exemplary structure of FIGS. 10 A and 10 B .
- FIG. 11 B is a horizontal cross-sectional view along the plane B-B′ of the structure of FIG. 11 A .
- the vertical plane A-A′ corresponds to the plane of the vertical cross-sectional view of FIG. 11 A .
- FIG. 12 A is a vertical cross-sectional view of a line trench in the eighth exemplary structure after formation of a continuous ferroelectric gate dielectric layer according to an embodiment of the present disclosure.
- FIG. 12 B is a horizontal cross-sectional view along the plane B-B′ of FIG. 12 A .
- the vertical plane A-A′ corresponds to the plane of the vertical cross-sectional view of FIG. 12 A .
- FIG. 13 A is a vertical cross-sectional view of a line trench in the eighth exemplary structure after implantation of non-polar dopants according to an embodiment of the present disclosure.
- FIG. 13 B is a horizontal cross-sectional view along the plane B-B′ of FIG. 13 A .
- the vertical plane A-A′ corresponds to the plane of the vertical cross-sectional view of FIG. 13 A .
- FIG. 14 A is a vertical cross-sectional view of a line trench in the eighth exemplary structure patterning the continuous ferroelectric gate dielectric layer into a plurality of ferroelectric gate dielectric layer according to an embodiment of the present disclosure.
- FIG. 14 B is a horizontal cross-sectional view along the plane B-B′ of FIG. 14 A .
- the vertical plane A-A′ corresponds to the plane of the vertical cross-sectional view of FIG. 14 A .
- FIG. 15 A is a vertical cross-sectional view of a line trench in the eighth exemplary structure after formation of a semiconductor channel layer and a dielectric rail in each line trench according to an embodiment of the present disclosure.
- FIG. 15 B is a horizontal cross-sectional view along the plane B-B′ of FIG. 15 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 15 A .
- FIG. 16 A is a vertical cross-sectional view of a line trench in the eighth exemplary structure after formation of a drain rail structure in each line trench according to an embodiment of the present disclosure.
- FIG. 16 B is a horizontal cross-sectional view along the plane B-B′ of 16 A.
- the vertical plane A-A′ is the plane of the cross-section for FIG. 16 A .
- FIG. 17 A is a vertical cross-sectional view of the eighth exemplary structure after formation of pillar cavities according to an embodiment of the present disclosure.
- FIG. 17 B is a top-down view of the eighth exemplary structure of FIG. 17 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 17 A .
- FIG. 17 C is a vertical cross-sectional view of a portion of the eighth exemplary structure along the vertical plane C-C′ of FIG. 17 B .
- FIG. 17 D is a horizontal cross-sectional view of along the plane D-D′ of 13 C.
- the vertical plane C-C′ is the plane of the cross-section for FIG. 17 C .
- FIG. 18 A is a vertical cross-sectional view of the eighth exemplary structure after formation of dielectric pillar structures according to an embodiment of the present disclosure.
- FIG. 18 B is a top-down view of the eighth exemplary structure of FIG. 18 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 18 A .
- FIG. 18 C is a vertical cross-sectional view of a portion of the eighth exemplary structure along the vertical plane C-C′ of FIG. 18 B .
- FIG. 18 D is a horizontal cross-sectional view along the plane D-D′ of FIG. 18 C .
- the vertical plane C-C′ is the plane of the cross-section for FIG. 18 C .
- FIG. 19 A is a vertical cross-sectional view of the eighth exemplary structure after formation of backside via cavities according to an embodiment of the present disclosure.
- FIG. 19 B is a top-down view of the eighth exemplary structure of FIG. 19 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 19 A .
- FIG. 20 is a schematic vertical cross-sectional view of the eighth exemplary structure after formation of backside recesses according to an embodiment of the present disclosure.
- FIG. 21 A is a schematic vertical cross-sectional view of the eighth exemplary structure after formation of source regions and formation of ferroelectric dielectric layers and electrically conductive strips in the backside recesses according to an embodiment of the present disclosure.
- FIG. 21 B is a schematic vertical cross-sectional view of a region of the eighth exemplary structure of FIG. 21 A .
- FIG. 22 A is a schematic vertical cross-sectional view of the eighth exemplary structure after formation of insulating spacers, backside contact via structures, and word line contact via structures according to an embodiment of the present disclosure.
- FIG. 22 B is a top-down view of the eighth exemplary structure of FIG. 22 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 22 A .
- FIG. 23 A is a vertical cross-sectional view of a first alternative configuration of the eighth exemplary structure after formation of a ferroelectric gate dielectric layer in each line trench according to an embodiment of the present disclosure.
- FIG. 23 B is a horizontal cross-sectional view along the horizontal plane B-B′ of FIG. 23 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 23 A .
- FIG. 24 A is a vertical cross-sectional view of the first alternative configuration of the eighth exemplary structure after formation of a semiconductor channel layer and implantation of non-polar dopants according to an embodiment of the present disclosure.
- FIG. 24 B is a horizontal cross-sectional view along the horizontal plane B-B′ of FIG. 24 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 24 A .
- FIG. 25 A is a vertical cross-sectional view of the first alternative configuration of the eighth exemplary structure after formation of a line trench fill structure in each line trench according to an embodiment of the present disclosure.
- FIG. 25 B is a horizontal cross-sectional view along the horizontal plane B-B′ of FIG. 25 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 25 A .
- FIG. 26 A is a vertical cross-sectional view of a second alternative configuration of the eighth exemplary structure after formation of a dusting layer and outdiffusion of non-polar dopants into the continuous ferroelectric gate dielectric layer according to an embodiment of the present disclosure.
- FIG. 26 B is a horizontal cross-sectional view along the horizontal plane B-B′ of FIG. 26 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 26 A .
- FIG. 27 is a schematic vertical cross-sectional view of a ninth exemplary structure after formation of an alternating stack of insulating layers and sacrificial material layers according to an embodiment of the present disclosure.
- FIG. 28 is a schematic vertical cross-sectional view of the ninth exemplary structure after formation of stepped terraces and a retro-stepped dielectric material portion according to an embodiment of the present disclosure.
- FIG. 29 A is a schematic vertical cross-sectional view of the ninth exemplary structure after formation of memory openings and support openings according to an embodiment of the present disclosure.
- FIG. 29 B is a top-down view of the ninth exemplary structure of FIG. 29 A .
- the vertical plane A-A′ is the plane of the cross-section for FIG. 29 A .
- FIGS. 30 A- 30 D are sequential schematic vertical cross-sectional views of a memory opening within the ninth exemplary structure during formation of a memory stack assembly therein according to an embodiment of the present disclosure.
- FIG. 31 is a schematic vertical cross-sectional view of the ninth exemplary structure after formation of memory stack assemblies and support pillar structures according to an embodiment of the present disclosure.
- FIG. 32 A is a schematic vertical cross-sectional view of the ninth exemplary structure after formation of a contact-level dielectric layer and backside trenches according to an embodiment of the present disclosure.
- FIG. 32 B is a partial see-through top-down view of the ninth exemplary structure of FIG. 32 A .
- the vertical plane A-A′ is the plane of the schematic vertical cross-sectional view of FIG. 32 A .
- FIG. 33 is a schematic vertical cross-sectional view of the ninth exemplary structure after formation of backside recesses according to an embodiment of the present disclosure.
- FIG. 34 is a schematic vertical cross-sectional view of the ninth exemplary structure after replacement of the sacrificial material layers with combinations of a ferroelectric dielectric layer and an electrically conductive layer according to an embodiment of the present disclosure.
- FIG. 35 A is a schematic vertical cross-sectional view of the ninth exemplary structure after formation of insulating spacers, backside contact structures, and additional contact via structures according to an embodiment of the present disclosure.
- FIG. 35 B is a top-down view of the ninth exemplary structure of FIG. 35 A .
- the vertical plane A-A′ is the plane of the schematic vertical cross-sectional view of FIG. 35 A .
- the ferroelectric memory device can be programmed by applying a positive bias voltage or a negative bias voltage across the ferroelectric material portion.
- the sensing of the state of the ferroelectric material portion is performed at a low enough voltage that does not disturb programming of the ferroelectric material portion.
- Many ferroelectric materials have low programming voltages, and thus, make the sensing operation difficult.
- a ferroelectric memory device that can provide enhanced memory window, i.e., a voltage range in which the ferroelectric material portion does not get programmed into another state, is desired.
- Embodiments of the present disclosure are directed to ferroelectric memory devices, such as ferroelectric field effect transistors having enhanced memory windows and methods of making the same, the various aspects of which are discussed herein in detail.
- a “contact” between elements refers to a direct contact between elements that provides an edge or a surface shared by the elements. If two or more elements are not in direct contact with each other or among one another, the two elements are “disjoined from” each other or “disjoined among” one another.
- a first element located “on” a second element can be located on the exterior side of a surface of the second element or on the interior side of the second element.
- a first element is located “directly on” a second element if there exist a physical contact between a surface of the first element and a surface of the second element.
- a first element is “electrically connected to” a second element if there exists a conductive path consisting of at least one conductive material between the first element and the second element.
- a “prototype” structure or an “in-process” structure refers to a transient structure that is subsequently modified in the shape or composition of at least one component therein.
- a “layer” refers to a material portion including a region having a thickness.
- a layer may extend over the entirety of an underlying or overlying structure, or may have an extent less than the extent of an underlying or overlying structure. Further, a layer may be a region of a homogeneous or inhomogeneous continuous structure that has a thickness less than the thickness of the continuous structure. For example, a layer may be located between any pair of horizontal planes between, or at, a top surface and a bottom surface of the continuous structure. A layer may extend horizontally, vertically, and/or along a tapered surface.
- a substrate may be a layer, may include one or more layers therein, or may have one or more layer thereupon, thereabove, and/or therebelow.
- a first surface and a second surface are “vertically coincident” with each other if the second surface overlies or underlies the first surface and there exists a vertical plane or a substantially vertical plane that includes the first surface and the second surface.
- a substantially vertical plane is a plane that extends straight along a direction that deviates from a vertical direction by an angle less than 5 degrees.
- a vertical plane or a substantially vertical plane is straight along a vertical direction or a substantially vertical direction, and may, or may not, include a curvature along a direction that is perpendicular to the vertical direction or the substantially vertical direction.
- a “semiconducting material” refers to a material having electrical conductivity in the range from 1 ⁇ 10 ⁇ 6 S/cm to 1 ⁇ 10 5 S/cm.
- a “semiconductor material” refers to a material having electrical conductivity in the range from 1 ⁇ 10 ⁇ 6 S/cm to 1 ⁇ 10 5 S/cm in the absence of electrical dopants therein, and is capable of producing a doped material having electrical conductivity in a range from 1 S/cm to 1 ⁇ 10 5 S/cm upon suitable doping with an electrical dopant.
- an “electrical dopant” refers to a p-type dopant that adds a hole to a valence band within a band structure, or an n-type dopant that adds an electron to a conduction band within a band structure.
- a “conductive material” refers to a material having electrical conductivity greater than 1 ⁇ 10 5 S/cm.
- an “insulator material” or a “dielectric material” refers to a material having electrical conductivity less than 1 ⁇ 10 ⁇ 6 S/cm.
- a “heavily doped semiconductor material” refers to a semiconductor material that is doped with electrical dopant at a sufficiently high atomic concentration to become a conductive material either as formed as a crystalline material or if converted into a crystalline material through an anneal process (for example, from an initial amorphous state), i.e., to have electrical conductivity greater than 1 ⁇ 10 5 S/cm.
- a “doped semiconductor material” may be a heavily doped semiconductor material, or may be a semiconductor material that includes electrical dopants (i.e., p-type dopants and/or n-type dopants) at a concentration that provides electrical conductivity in the range from 1 ⁇ 10 ⁇ 6 S/cm to 1 ⁇ 10 5 S/cm.
- An “intrinsic semiconductor material” refers to a semiconductor material that is not doped with electrical dopants.
- a semiconductor material may be semiconducting or conductive, and may be an intrinsic semiconductor material or a doped semiconductor material.
- a doped semiconductor material can be semiconducting or conductive depending on the atomic concentration of electrical dopants therein.
- a “metallic material” refers to a conductive material including at least one metallic element therein. All measurements for electrical conductivities are made at the standard condition.
- methods for enhancing the memory window for ferroelectric field effect transistors are provided.
- defect engineering and/or control of epitaxial strain in a ferroelectric material can be employed increase the ferroelectric coercive field.
- the ferroelectric coercive field of a ferroelectric material may be enhanced more than 3 times by introducing the defects therein, and/or by inducing epitaxial strain therein. Defects induce pinning of ferroelectric domains, which induces an increase in the coercive field E c , i.e., the switching field. Since the memory window is a function of the coercive field, an increase in the coercive field also increases the memory window.
- the first exemplary structure includes a substrate 208 containing a substrate semiconductor layer 104 .
- the substrate 208 may be a semiconductor, insulating or conductive substrate.
- the substrate 208 may be a single crystal silicon wafer and the substrate semiconductor layer 104 may comprise a doped well in the top major surface of the silicon wafer, an epitaxial silicon layer on top of the major surface of the silicon wafer or simply a top portion of the silicon wafer.
- the substrate 208 may be a silicon on insulator (SOI) substrate and the substrate semiconductor layer may comprise a silicon layer located over an insulating layer.
- SOI silicon on insulator
- the substrate semiconductor layer 104 may include a first single crystalline semiconductor material having a first in-plane average lattice constant, such as single crystal silicon.
- a “major surface” refers to a surface that has at least 1 ⁇ 6 of the total area of an element.
- a rectangular parallelopiped may have two major surfaces, four major surfaces, or six major surfaces.
- Commercially available semiconductor (e.g., silicon) wafers have two major surfaces.
- an “in-plane average lattice constant” refers to an average of two major crystallographic orientations located within a horizontal plane that is parallel to major surfaces of the substrate semiconductor layer 104 .
- two major crystallographic orientations within a plane refers to two crystallographic orientations located within the plane and having one of the two lowest values for the sum of absolute values for the Miller indices.
- two major crystallographic orientations for a semiconductor material layer having a (001) surface can include a [100] direction and a [010] direction.
- An optional single crystalline buffer semiconductor layer 206 may be grown on the major surface (which may be a top surface) of the substrate semiconductor layer 104 by an epitaxial deposition process.
- the single crystalline buffer semiconductor layer 206 includes a graded epitaxial single crystalline semiconductor alloy material in which the material composition of a semiconductor material changes gradually within a vertical distance from the substrate semiconductor layer 104 .
- each of the substrate semiconductor layer 104 and the single crystalline buffer semiconductor layer 206 comprises silicon atoms at an atomic percentage greater than 50%, and at least one of the substrate semiconductor layer 104 and the single crystalline buffer semiconductor layer 206 comprises germanium or carbon.
- the substrate semiconductor layer 104 may include silicon at an atomic percentage greater than 99.5%, such as greater than 99.9%, and the single crystalline buffer semiconductor layer 206 may include carbon atoms or germanium atoms such that the atomic concentration of the carbon atoms or the germanium atoms increases with a vertical distance from the substrate semiconductor layer 104 .
- the in-plane average lattice constant of the single crystalline buffer semiconductor layer 206 increases with a vertical distance from the substrate semiconductor layer 104 .
- the atomic concentration of germanium atoms at a top surface of the single crystalline buffer semiconductor layer 206 may be in a range from 5% to 49%, although lesser and greater atomic concentrations may also be employed.
- the in-plane average lattice constant of the single crystalline buffer semiconductor layer 206 decreases with a vertical distance from the substrate semiconductor layer 104 .
- the atomic concentration of carbon atoms at a top surface of the single crystalline buffer semiconductor layer 206 may be in a range from 0.1% to 4%, although lesser and greater atomic concentrations may also be employed.
- the thickness of the single crystalline buffer semiconductor layer 206 may be in a range from 50 nm to 1,000 nm, such as from 100 nm to 500 nm, although lesser and greater thicknesses may also be employed.
- a strained single crystalline semiconductor layer 210 can be epitaxially grown on the single crystalline buffer semiconductor layer 206 by performing an epitaxial semiconductor deposition process.
- the strained single crystalline semiconductor layer 210 comprises, and/or consists essentially of, a second single crystalline semiconductor material, which may, or may not, be the same in material composition as the first single crystalline semiconductor material of the substrate semiconductor layer 104 .
- the second single crystalline semiconductor material may be in epitaxial alignment with the first single crystalline semiconductor material via the single crystalline semiconductor material of the single crystalline buffer semiconductor layer 206 .
- the substrate semiconductor layer 104 may include single crystalline silicon
- the single crystalline buffer semiconductor layer 206 may include a graded silicon-germanium alloy (i.e., compound semiconductor material) or a graded silicon-carbon alloy
- the strained single crystalline semiconductor layer 210 may include, and/or may consist essentially of, single crystalline silicon having strained in-plane lattice constants, a single crystalline silicon-germanium alloy having different in-plane lattice constants than single crystalline silicon having a same set of crystallographic orientations, or a single crystalline silicon-carbon alloy having different in-plane lattice constants than single crystalline silicon having a same set of crystallographic orientations.
- the second single crystalline semiconductor material of the strained single crystalline semiconductor layer 210 may be in epitaxial alignment with the first single crystalline semiconductor material of the substrate semiconductor layer 104 through direct contact with, and through epitaxial registry with, the first single crystalline semiconductor material.
- the single crystalline buffer semiconductor layer 206 may be omitted.
- the second single crystalline semiconductor material of the strained single crystalline semiconductor layer 210 has a different in-plane average lattice constant than the first single crystalline semiconductor material of the substrate semiconductor layer 104 .
- the substrate semiconductor layer 104 comprises, and/or consists essentially of, the first single crystalline semiconductor material and having the first in-plane average lattice constant
- the strained single crystalline semiconductor layer 210 comprises, and/or consists essentially of, a second single crystalline semiconductor material that is in epitaxial alignment with the substrate semiconductor layer 104 and has the second in-plane average lattice constant that is different from the first in-plane average lattice constant.
- each of the substrate semiconductor layer 104 and the strained single crystalline semiconductor layer 210 comprises silicon atoms at an atomic percentage greater than 50%, and at least one of the substrate semiconductor layer 104 and the strained single crystalline semiconductor layer 210 comprises germanium or carbon at an atomic percentage greater than 0.1%.
- one of the substrate semiconductor layer 104 and the strained single crystalline semiconductor layer 210 may include silicon atoms at an atomic percentage greater than 99%, such as greater than 99.9% and another of the substrate semiconductor layer 104 and the strained single crystalline semiconductor layer 210 may include germanium at an atomic percentage in a range from 5% to 49% or may include carbon at an atomic percentage in a range from 0.1% to 4%.
- the thickness of the strained single crystalline semiconductor layer 210 may be in a range from 5 nm to 100 nm, such as from 10 nm to 50 nm, although lesser and greater thicknesses may also be employed.
- Shallow trenches can be formed through the strained single crystalline semiconductor layer 210 and optionally through the single crystalline buffer semiconductor layer 206 and/or through an upper portion of the substrate semiconductor layer 104 .
- a photoresist layer (not shown) can be applied over the top surface of the strained single crystalline semiconductor layer 210 , and can be lithographically patterned to cover each device area in which semiconductor devices (such as field effect transistors) are to be subsequently formed. For example, rectangular areas may be covered by patterned portions of the photoresist layer to form field effect transistors.
- An anisotropic etch process can be performed to transfer the pattern in the photoresist layer through the strained single crystalline semiconductor layer 210 and optionally through the single crystalline buffer semiconductor layer 206 and/or through an upper portion of the substrate semiconductor layer 104 .
- the photoresist layer can be subsequently removed, for example, by ashing.
- At least one dielectric material such as silicon oxide can be deposited in the shallow trenches.
- a dielectric liner such as a silicon nitride liner (not illustrated) may be optionally deposited before filling the shallow trenches with the at least one dielectric material. Excess portions of the at least one dielectric material can be removed from above the horizontal plane including the top surface of the strained single crystalline semiconductor layer 210 . Remaining portions of the at least one dielectric material filling the shallow trenches comprise shallow trench isolation structures 112 . Each device area may be laterally surrounded by a respective shallow trench isolation structure 112 .
- a continuous ferroelectric gate dielectric layer 240 L can be formed on a top surface of the strained single crystalline semiconductor layer 210 and over the top surface of shallow trench isolation structure 112 .
- the continuous ferroelectric gate dielectric layer 240 L can be formed by an atomic layer deposition (ALD) process, a chemical vapor deposition (CVD) process, or a physical vapor deposition (PVD) process such that the portion of the continuous ferroelectric gate dielectric layer 240 L that is formed over the top surface of the strained single crystalline semiconductor layer 210 is epitaxially aligned to the single crystalline structure of the strained single crystalline semiconductor layer 210 .
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- the continuous ferroelectric gate dielectric layer 240 L includes a ferroelectric material having two stable directions for electrical polarization and can be formed with epitaxial alignment with the semiconductor material of the strained single crystalline semiconductor layer 210 .
- the ferroelectric material of the continuous ferroelectric gate dielectric layer 240 L may include at least one material selected from hafnium oxide, zirconium oxide, hafnium-zirconium oxide, barium titanate (such as BaTiO 3 ; BT), colemanite (such as Ca 2 B 6 O 11 ⁇ 5H 2 O), bismuth titanate (such as Bi 12 TiO 20 , Bi 4 Ti 3 O 12 or Bi 2 Ti 2 O 7 ), europium barium titanate, ferroelectric polymer, germanium telluride, langbeinite (such as M 2 M′ 2 (SO 4 ) 3 in which M is a monovalent metal and M′ is a divalent metal), lead scandium tantalate (such as Pb(Sc x Ta 1-x )O
- the ferroelectric dielectric material can include a polar phase hafnium oxide, such as an orthorhombic phase hafnium oxide, and preferably including at least one dopant selected from Al, Zr, Y, Gd, La, Sr, or Si.
- the thickness of the continuous ferroelectric gate dielectric layer 240 L can be in a range from 2 nm to 50 nm, such as from 4 nm to 30 nm, although lesser and greater thicknesses can also be employed.
- Hafnium oxide-based ferroelectric materials have a higher ferroelectric coercive field E c , which is in a range from about 0.8 MV/cm to about 2.0 MV/cm.
- E c ferroelectric coercive field
- ⁇ r relative permittivity
- the thickness and the gate length of a ferroelectric gate dielectric layer containing hafnium oxide may be reduced by about 80% compared to the perovskite-based devices.
- the retention property of hafnium oxide-based ferroelectric field effect transistors is comparable with the best-reported retention properties from the perovskite-based ferroelectric field effect transistors.
- epitaxial alignment between the continuous ferroelectric gate dielectric layer 240 L and the strained single crystalline semiconductor layer 210 may, or may not, include crystalline defects, which may include point-type defects.
- the portion of the continuous ferroelectric gate dielectric layer 240 L overlying the strained single crystalline semiconductor layer 210 may be single crystalline, or may be polycrystalline such that a predominant fraction of the entire volume of the continuous ferroelectric gate dielectric layer 240 L that overlies the strained single crystalline semiconductor layer 210 is in epitaxial alignment with the strained single crystalline semiconductor layer 210 , and/or such that the continuous ferroelectric gate dielectric layer 240 L is otherwise strained by one or more underlying layers.
- a gate electrode material layer 154 L including a conductive material can be deposited over the continuous ferroelectric gate dielectric layer 240 L.
- the gate electrode material layer 154 L may include a metallic material and/or a heavily doped semiconductor material.
- the gate electrode material layer 154 L may include a metallic material that does not induce outdiffusion of metal into the continuous ferroelectric gate dielectric layer 240 L.
- the gate electrode material layer 154 L may include, and/or may consist essentially of, a refractory metal such as tungsten, tantalum, rhenium, molybdenum, and/or niobium.
- the gate electrode material layer 154 L may include, and/or may consist essentially of, a heavily doped semiconductor material such as heavily doped polysilicon.
- the gate electrode material layer 154 L includes a conductive material that do not diffuse metallic dopants into the continuous ferroelectric gate dielectric layer 240 L during a subsequent anneal process in order to prevent disturbing the ferroelectric properties of the continuous ferroelectric gate dielectric layer 240 L.
- a gate cap dielectric layer 158 L can be deposited over the continuous ferroelectric gate dielectric layer 240 L.
- the gate cap dielectric layer 158 L includes a dielectric material such as silicon nitride.
- the thickness of the gate cap dielectric layer 158 L may be in a range from 10 nm to 100 nm, such as from 20 nm to 50 nm, although lesser and greater thicknesses may also be employed.
- a photoresist layer (not shown) can be applied over the gate cap dielectric layer 158 L, and can be lithographically patterned into gate patterns.
- An anisotropic etch process can be performed to etch unmasked portions of the gate cap dielectric layer 158 L, the gate electrode material layer 154 L, and the continuous ferroelectric gate dielectric layer 240 L.
- Each contiguous set of patterned portions of the gate cap dielectric layer 158 L, the gate electrode material layer 154 L, and the continuous ferroelectric gate dielectric layer 240 L can be a gate stack structure ( 240 , 154 , 158 ).
- Each gate stack structure ( 240 , 154 , 158 ) includes a ferroelectric gate dielectric layer 240 , a gate electrode 154 , and a gate cap dielectric 158 .
- Each ferroelectric gate dielectric layer 240 comprises a patterned portion of the continuous ferroelectric gate dielectric layer 240 L.
- Each gate electrode 154 comprises a patterned portion of the gate electrode material layer 154 L.
- Each gate cap dielectric 158 comprises a patterned portion of the gate cap dielectric layer 158 L.
- each portion of the ferroelectric gate dielectric layer 240 overlying the strained single crystalline semiconductor layer 210 can be single crystalline, and can be epitaxially aligned to the strained single crystalline semiconductor layer 210 .
- the epitaxial alignment between the ferroelectric gate dielectric layer 240 and the strained single crystalline semiconductor layer 210 causes the in-plane average lattice constant of the ferroelectric gate dielectric layer 240 to be affected by the in-plane average lattice constant of the strained single crystalline semiconductor layer 210 .
- the ferroelectric gate dielectric layer 240 is laterally strained within a horizontal plane with an average horizontal lattice constant that differs from an average horizontal lattice constant in an unstrained state at least by 0.01%, such as from 0.1% to 5% and/or from 0.2% to 2%.
- the percentage difference between the average horizontal lattice constant of the ferroelectric gate dielectric layer 240 from the average horizontal lattice constant in an unstrained state of the same material with the same thickness and the same crystallographic orientations is proportional to the strain within the strained single crystalline semiconductor layer 210 .
- the strain in the ferroelectric gate dielectric layer 240 can increase the ferroelectric coercive field of the single crystalline ferroelectric material within the ferroelectric gate dielectric layer 240 .
- the ferroelectric coercive field of the single crystalline ferroelectric material within the ferroelectric gate dielectric layer 240 may increase by a percentage in a range from 1% to 400%, such as from 20% to 200%, depending on the magnitude of the strain within the ferroelectric gate dielectric layer 240 and the material of the ferroelectric gate dielectric layer 240 .
- the ferroelectric gate dielectric layer 240 can have a coercive field that is greater than the coercive field of an unstrained ferroelectric material having a same thickness and a same crystallographic orientation and material composition by at least 1%.
- the strained single crystalline semiconductor layer 210 may include electrical dopants of a first conductivity type (which may be p-type or n-type) at an atomic concentration in a range from 1.0 ⁇ 10 14 /cm 3 to 3.0 ⁇ 10 17 /cm 3 , although lesser and greater atomic concentrations may also be employed.
- a first conductivity type which may be p-type or n-type
- the source extension region 132 and the drain extension region 138 may include electrical dopants of a second conductivity type that is the opposite of the first conductivity type at an atomic concentration in a range from 3.0 ⁇ 10 17 /cm 3 to 1.0 ⁇ 10 20 /cm 3 , although lesser and greater atomic concentrations may also be employed.
- a dielectric gate spacer 156 can be formed around the gate stack structure ( 240 , 154 , 158 ) by conformally depositing at least one dielectric material layer (such as a silicon nitride layer and/or a silicon oxide layer) and anisotropically etching horizontally-extending portions of the at least one dielectric material layer. A remaining vertically-extending portion of the at least one dielectric material layer that laterally surrounds the gate stack structure ( 240 , 154 , 158 ) comprise the dielectric gate spacer 156 .
- at least one dielectric material layer such as a silicon nitride layer and/or a silicon oxide layer
- a source region 134 and a drain region 136 embedded within, and/or on, the strained single crystalline semiconductor layer 210 can be formed.
- the source region 134 and the drain region 136 may be formed by implantation of dopants of the second conductivity type into portions of the single crystalline semiconductor layer 210 and the source extension region 132 and the drain extension region 138 that are not masked by the gate stack structure ( 240 , 154 , 158 ) and the dielectric gate spacer 156 , and/or by a selective semiconductor deposition process that can form the source region 134 and the drain region 136 as raised source and drain regions.
- the source region 134 and the drain region 136 may include electrical dopants of the second conductivity type that is the opposite of the first conductivity type at an atomic concentration in a range from 5.0 ⁇ 10 18 /cm 3 to 2.0 ⁇ 10 21 /cm 3 , although lesser and greater atomic concentrations may also be employed.
- Remaining portions of the single crystalline semiconductor layer 210 having a doping of the first conductivity type comprise a body region 235 , which includes a semiconductor channel 260 .
- the semiconductor channel 260 is a single crystalline semiconductor material portion including a strained semiconductor material that underlies and contacts the ferroelectric gate electric layer 240 .
- the source region 134 and the drain region 136 can be laterally spaced apart from each other by the semiconductor channel 260 that is located within the strained single crystalline semiconductor layer ( 235 , 134 , 136 , 132 , 138 ), and underlies the ferroelectric gate dielectric layer 240 .
- a contact-level dielectric layer 170 can be deposited over the gate stack structure ( 240 , 154 , 158 ).
- the top surface of the contact-level dielectric layer 170 may be planarized, for example, by a chemical mechanical planarization process.
- Contact via cavities can be formed through the contact-level dielectric layer 170 over each of the source region 134 , the drain region 136 , and the gate electrode 154 .
- At least one conductive material can be deposited in the contact via cavities, and excess portions of the at least one conductive material can be removed from above the top surface of the contact-level dielectric layer 170 by chemical mechanical planarization. Remaining portions of the at least one conductive material can include a source contact via structure 174 , a drain contact via structure 176 , and a gate contact via structure 175 .
- a second exemplary structure according to a second embodiment of the present disclosure can be the same as the first exemplary structure illustrated in FIG. 1 B .
- a non-polar metallic element can be implanted or otherwise incorporated into the continuous ferroelectric gate dielectric layer 240 L.
- a “non-polar metallic element” refers to a metallic element that does not form any ferroelectric oxide material upon combination with oxygen. In other words, compounds of any non-polar metallic element and oxygen atoms do not provide any ferroelectric material.
- the continuous ferroelectric gate dielectric layer 240 L can include any of the materials described above, the non-polar metallic element may be any metallic element does not form a ferroelectric oxygen-containing compound.
- the non-polar metallic element may include one or more elements which create defects, such as point defects, in the ferroelectric material.
- the non-polar metallic element may include one or more elements selected from Mg, Ga, In, Sc, Y, rare earth elements, Ti, Ca, Ta, Pt, Mo, Ag, and/or Au, etc.
- non-polar metallic element may comprise an element which does not form a chemical bond with the ferroelectric material but instead creates defects in the crystal lattice and/or at grain boundaries of the ferroelectric material.
- the continuous ferroelectric gate dielectric layer that includes the non-polar metallic element is herein referred to as a defect containing ferroelectric gate dielectric layer 150 L.
- the non-polar metallic element may be collaterally inserted in a surface portion of the strained single crystalline semiconductor layer 210 .
- the defect containing ferroelectric gate dielectric layer 150 L includes the non-polar metallic element at an atomic percentage in a range from 0.01% to 10%, such as from 0.05% to 3% and/or from 0.1% to 1.0%.
- the non-polar metallic element is introduced in a sufficient quantity to form nanoclusters in the defect containing ferroelectric gate dielectric layer 150 L.
- the nanoclusters of the non-polar metallic element may have a diameter of 0.5 nm to 5 nm.
- the nanoclusters generate defects (e.g., lattice and/or grain boundary defects) in the defect containing ferroelectric gate dielectric layer 150 L which increase the coercive field.
- the defect containing ferroelectric gate dielectric layer 150 L is polycrystalline as deposited or the incorporation of the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 150 L induces conversion of the single crystalline material within the continuous ferroelectric gate dielectric layer 240 L into a polycrystalline material including pinned grain boundaries.
- Pinned grain boundaries are structurally stable grain boundaries that do not move upon anneal.
- a predominant fraction (i.e., more than 50%) of an entire volume of the defect containing ferroelectric gate dielectric layer 150 L contacting the strained single crystalline semiconductor layer 210 may be in epitaxial alignment with the strained single crystalline semiconductor layer 210 .
- the defect containing ferroelectric gate dielectric layer 150 L may be polycrystalline and may include pinned grain boundaries. In one embodiment, the defect containing ferroelectric gate dielectric layer 150 L may be annealed after incorporating the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 150 L. Atoms of the non-polar metallic element (e.g., the nanoclusters) can be present at the pinned grain boundaries at a higher atomic concentration than within grains of the defect containing ferroelectric gate dielectric layer 150 L. In one embodiment, the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rare earth elements, Ti, Ca, Ta, Pt, Mo, Ag, and/or Au, etc.
- a predominant fraction i.e., more than 50%, such as a fraction in a range from 90% to 99.9%, of the entire volume of the defect containing ferroelectric gate dielectric layer 150 L contacting the strained single crystalline semiconductor layer 210 can be in epitaxial alignment with the strained single crystalline semiconductor layer 210 .
- the defect containing ferroelectric gate dielectric layer 150 L is formed by ion bombardment of the continuous ferroelectric gate dielectric layer 240 L instead of by introducing the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L.
- the ion bombardment may include bombarding the continuous ferroelectric gate dielectric layer 240 L with inert gas ions, such as helium or argon ions, after depositing the continuous ferroelectric gate dielectric layer 240 L to generate bombardment induced defects therein and to convert it into the defect containing ferroelectric gate dielectric layer 150 L.
- the ion bombardment may take place during the deposition of the ferroelectric gate dielectric layer to generate defects therein.
- the initially deposited ferroelectric gate dielectric layer comprises the defect containing ferroelectric gate dielectric layer 150 L.
- the formation of then continuous ferroelectric gate dielectric layer 240 L may be omitted.
- the ion bombardment may take place in the deposition chamber after the entire ferroelectric gate dielectric layer is deposited.
- the ion bombardment is performed to generate defects in the deposited portion of the ferroelectric gate dielectric layer, followed by depositing an additional portion of the ferroelectric gate dielectric layer. Additional ion bombardment step(s) and/or additional ferroelectric gate dielectric layer portion deposition steps may optionally be performed.
- the processing steps of FIG. 1 C can be performed to form a gate electrode material layer 154 L and a gate cap dielectric layer 158 L.
- the processing steps of FIG. 1 D can be performed to form a gate stack structure ( 150 , 154 , 158 ), a source extension region 132 , and a drain extension region 138 .
- the processing steps of FIG. 1 E can be performed to form a dielectric gate spacer 156 , a source region 134 , and a drain region 136 .
- FIG. 2 F the processing steps of FIG. 1 F can be performed to form a contact-level dielectric layer 170 and various contact via structures ( 174 , 176 , 175 ).
- a third exemplary structure according to a third embodiment of the present disclosure can be the same as the first exemplary structure illustrated in FIG. 1 C .
- the non-polar metallic element can be implanted into the continuous ferroelectric gate dielectric layer 240 L through the gate electrode material layer 154 L and the gate cap dielectric layer 158 L.
- the continuous ferroelectric gate dielectric layer 240 L can include any of the materials described above
- the non-polar metallic element may be any metallic element does not form a ferroelectric oxygen-containing compound.
- the non-polar metallic element may include one or more elements selected from Mg, Ga, In, Sc, Y, rare earth elements, Ti, Ca, Ta, Pt, Mo, Ag, and/or Au, etc.
- the continuous ferroelectric gate dielectric layer that includes the non-polar metallic element is herein referred to as a defect containing ferroelectric gate dielectric layer 150 L.
- the energy of the ion implantation process can be selected such that ions of the non-polar metallic element are implanted through the gate cap dielectric layer 158 L and the gate electrode material layer 154 L and into the continuous ferroelectric gate dielectric layer 240 L.
- the continuous ferroelectric gate dielectric layer 240 L is converted into the defect containing ferroelectric gate dielectric layer 150 L which includes the defect causing nanoclusters described above with respect to the second embodiment.
- the defect containing ferroelectric gate dielectric layer 150 L includes the non-polar metallic element at an atomic percentage in a range from 0.01% to 10%, such as from 0.05% to 3% and/or from 0.1% to 1.0%.
- a surface portion of the strained single crystalline semiconductor layer 210 may be collaterally inserted with the non-polar metallic element.
- the defect containing ferroelectric gate dielectric layer 150 L is polycrystalline as deposited or incorporation of the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 150 L induces conversion of the single crystalline material within the continuous ferroelectric gate dielectric layer 240 L into a polycrystalline material including pinned grain boundaries.
- Pinned grain boundaries are structurally stable grain boundaries that do not move upon anneal.
- a predominant fraction (i.e., more than 50%) of an entire volume of the defect containing ferroelectric gate dielectric layer 150 L contacting the strained single crystalline semiconductor layer 210 may be in epitaxial alignment with the strained single crystalline semiconductor layer 210 .
- the defect containing ferroelectric gate dielectric layer 150 L may be polycrystalline and may include pinned grain boundaries. In one embodiment, the defect containing ferroelectric gate dielectric layer 150 L may be annealed after incorporating the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 150 L. Atoms of the non-polar metallic element can be present at the pinned grain boundaries at a higher atomic concentration than within grains of the defect containing ferroelectric gate dielectric layer 150 L. In one embodiment, the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rare earth elements, Ti, Ca, Ta, Pt, Mo, Ag, and/or Au, etc.
- a predominant fraction i.e., more than 50%, such as a fraction in a range from 90% to 99.9%, of the entire volume of the defect containing ferroelectric gate dielectric layer 150 L contacting the strained single crystalline semiconductor layer 210 can be in epitaxial alignment with the strained single crystalline semiconductor layer 210 .
- the processing steps of FIG. 1 D can be performed to form a gate stack structure ( 150 , 154 , 158 ).
- the non-polar metallic element clusters may be introduced into the ferroelectric gate dielectric layer after formation of the gate stack structure ( 150 , 154 , 158 ) instead of at the step shown in FIG. 3 B .
- the additional processing steps of FIG. 1 D can be performed to form a source extension region 132 and a drain extension region 138 .
- the processing steps of FIG. 1 E can be performed to form a dielectric gate spacer 156 , a source region 134 , and a drain region 136 .
- FIG. 3 F the processing steps of FIG. 1 F can be performed to form a contact-level dielectric layer 170 and various contact via structures ( 174 , 176 , 175 ).
- the defect containing ferroelectric gate dielectric layer 150 L is formed by ion bombardment of the continuous ferroelectric gate dielectric layer 240 L instead of by introducing the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L.
- the ion bombardment may include bombarding the continuous ferroelectric gate dielectric layer 240 L with inert gas ions, such as helium or argon ions, after depositing the gate cap dielectric layer 158 L, the gate electrode material layer 154 L, and the continuous ferroelectric gate dielectric layer 240 L.
- the ion bombardment energy is selected to be sufficiently high for the inert gas ions to penetrate through the gate cap dielectric layer 158 L, and the gate electrode material layer 154 L to reach the continuous ferroelectric gate dielectric layer 240 L and to generate defects therein, to convert it into the defect containing ferroelectric gate dielectric layer 150 L.
- the ion bombardment step may take place during the step shown in FIG. 3 B or after forming the gate stack structure gate stack structure ( 150 , 154 , 158 ) shown in FIG. 3 C .
- a fourth exemplary structure according to a fourth embodiment of the present disclosure can be the derived from the first exemplary structure illustrated in FIG. 1 B by depositing a metallic dusting layer 242 L on a top surface of the continuous ferroelectric gate dielectric layer 240 L.
- the metallic dusting layer 242 L includes a continuous or non-continuous layer of the non-polar metallic element, which may be any of the non-polar metallic elements discussed above.
- the non-polar metallic element may include one or more elements selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the thickness of the metallic dusting layer 242 L may be equal to, less than, or greater than 1 monolayer of the non-polar metallic elements.
- the metallic dusting layer 242 L may have a thickness greater than 1 monolayer, and may be formed as a continuous metallic material layer. Alternatively, the metallic dusting layer 242 L may be formed as nanoclusters of atoms that may, or may not, be adjoined to each other. In one embodiment, the fraction of the area of the continuous ferroelectric gate dielectric layer 240 L that is covered by the metallic dusting layer 242 L relative to the total area of the continuous ferroelectric gate dielectric layer 240 L may be in a range from 0.01 to 0.99, such as from 0.03 to 0.3. Generally, the average thickness of the metallic dusting layer 242 L may be in a range from 0.01 times the thickness of a monolayer of the non-polar metallic element to 10 times the thickness of a monolayer of the non-polar metallic element.
- an anneal process can be performed to outdiffuse the non-polar metallic element within the metallic dusting layer 242 L into the continuous ferroelectric gate dielectric layer 240 L.
- the anneal process can be performed at an elevated temperature that is sufficient to induce diffusion of the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L.
- the continuous ferroelectric gate dielectric layer that includes the non-polar metallic element nanoclusters is herein referred to as a defect containing ferroelectric gate dielectric layer 150 L.
- the defect containing ferroelectric gate dielectric layer 150 L includes the non-polar metallic element at an atomic percentage in a range from 0.01% to 10%, such as from 0.05% to 3% and/or from 0.1% to 1.0%.
- a surface portion of the strained single crystalline semiconductor layer 210 may be collaterally inserted with the non-polar metallic element.
- the defect containing ferroelectric gate dielectric layer 150 L is polycrystalline as deposited or incorporation of the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 150 L induces conversion of the single crystalline material within the continuous ferroelectric gate dielectric layer 240 L into a polycrystalline material including pinned grain boundaries.
- Pinned grain boundaries are structurally stable grain boundaries that do not move upon anneal.
- a predominant fraction (i.e., more than 50%) of an entire volume of the defect containing ferroelectric gate dielectric layer 150 L contacting the strained single crystalline semiconductor layer 210 may be in epitaxial alignment with the strained single crystalline semiconductor layer 210 .
- the defect containing ferroelectric gate dielectric layer 150 L may be polycrystalline and may include pinned grain boundaries. In one embodiment, the defect containing ferroelectric gate dielectric layer 150 L may be annealed after incorporating the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 150 L. Atoms of the non-polar metallic element can be present at the pinned grain boundaries at a higher atomic concentration than within grains of the defect containing ferroelectric gate dielectric layer 150 L. In one embodiment, the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- a predominant fraction i.e., more than 50%, such as a fraction in a range from 90% to 99.9%, of the entire volume of the defect containing ferroelectric gate dielectric layer 150 L contacting the strained single crystalline semiconductor layer 210 can be in epitaxial alignment with the strained single crystalline semiconductor layer 210 .
- Any remaining portion of the metallic dusting layer 242 L can be subsequently removed, for example, employing a wet etch process that etches the metallic material of the metallic dusting layer 242 L selective to material of the defect containing ferroelectric gate dielectric layer 150 L.
- incorporation of the non-polar metallic element into the ferroelectric gate dielectric layer 240 L may be performed by an ion implantation process that implants the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L prior to deposition of a material of the gate electrode 154 thereupon, or by an ion implantation process that implants the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L after deposition of a material of the gate electrode 154 thereupon, or by a combination of deposition of a metallic dusting layer 242 L on the continuous ferroelectric gate dielectric layer 240 L, outdiffusion of the non-polar metallic element from the metallic dusting layer 242 L into the continuous ferroelectric gate dielectric layer 240 L, and subsequent removal of the metallic dusting layer 242 L.
- the processing steps of FIG. 1 C can be performed to form a gate electrode material layer 154 L and a gate cap dielectric layer 158 L.
- the processing steps of FIG. 1 D can be performed to form a gate stack structure ( 150 , 154 , 158 ), a source extension region 132 , and a drain extension region 138 .
- the processing steps of FIG. 1 E can be performed to form a dielectric gate spacer 156 , a source region 134 , and a drain region 136 .
- FIG. 4 F the processing steps of FIG. 1 F can be performed to form a contact-level dielectric layer 170 and various contact via structures ( 174 , 176 , 175 ).
- the fifth exemplary structure can be derived from the first exemplary structure by employing a substrate 108 that includes a substrate semiconductor layer 104 , which can be the same as the substrate semiconductor layer 104 of FIG. 1 A .
- formation of a single crystalline buffer semiconductor layer 206 and a strained single crystalline semiconductor layer 210 is omitted, and the continuous ferroelectric gate dielectric layer 240 L can be formed directly on a top surface of the substrate semiconductor layer 104 .
- the substrate semiconductor layer 104 may be free of strain or may be substantially free of strain.
- the continuous ferroelectric gate dielectric layer 240 L can be formed by an atomic layer deposition (ALD) process, a chemical vapor deposition (CVD) process, or a physical vapor deposition (PVD) process.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- PVD physical vapor deposition
- a portion of the continuous ferroelectric gate dielectric layer 240 L that is formed over the top surface of the substrate semiconductor layer 104 is epitaxially aligned to the single crystalline structure of the substrate semiconductor layer 104 .
- each portion of the continuous ferroelectric gate dielectric layer 240 L that overlies the substrate semiconductor layer 104 can be single crystalline, and can be in epitaxial alignment with the substrate semiconductor layer 104 .
- the continuous ferroelectric gate dielectric layer 240 L can be polycrystalline.
- the continuous ferroelectric gate dielectric layer 240 L may be free of strain, or may be substantially free of strain.
- the processing steps of FIG. 2 B can be performed to convert the continuous ferroelectric gate dielectric layer 240 L into a defect containing ferroelectric gate dielectric layer 150 L, as described above with respect to the second embodiment.
- FIG. 5 C the processing steps of FIG. 1 D can be performed to form a gate stack structure ( 150 , 154 . 158 ).
- the additional processing steps of FIG. 1 D can be performed to form a source extension region 132 and a drain extension region 138 .
- the processing steps of FIG. 1 E can be performed to form a dielectric gate spacer 156 , a source region 134 , and a drain region 136 .
- a semiconductor channel 160 is formed between the source region 134 and the drain region 136 .
- the semiconductor channel 160 may be free of strain, or be substantially free of strain.
- FIG. 5 F the processing steps of FIG. 1 F can be performed to form a contact-level dielectric layer 170 and various contact via structures ( 174 , 176 , 175 ).
- the defect containing ferroelectric gate dielectric layer 150 L is formed by ion bombardment of the continuous ferroelectric gate dielectric layer 240 L instead of by introducing the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L.
- the ion bombardment may include bombarding the continuous ferroelectric gate dielectric layer 240 L with inert gas ions, such as helium or argon ions, after depositing the continuous ferroelectric gate dielectric layer 240 L to generate bombardment induced defects therein and to convert it into the defect containing ferroelectric gate dielectric layer 150 L.
- the ion bombardment may take place during the deposition of the ferroelectric gate dielectric layer to generate defects therein.
- the initially deposited ferroelectric gate dielectric layer comprises the defect containing ferroelectric gate dielectric layer 150 L.
- the formation of then continuous ferroelectric gate dielectric layer 240 L may be omitted.
- the ion bombardment may take place in the deposition chamber after the entire ferroelectric gate dielectric layer is deposited.
- the ion bombardment is performed to generate defects in the deposited portion of the ferroelectric gate dielectric layer, followed by depositing an additional portion of the ferroelectric gate dielectric layer. Additional ion bombardment step(s) and/or additional ferroelectric gate dielectric layer portion deposition steps may optionally be performed.
- a sixth exemplary structure according to a sixth embodiment of the present disclosure can be derived from the first exemplary structure illustrated in FIG. 5 A by depositing a gate electrode dielectric layer 154 L and a gate cap dielectric layer 158 L thereupon.
- the processing steps of FIG. 3 B can be performed to implant a non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L.
- the continuous ferroelectric gate dielectric layer 240 L is converted into the defect containing ferroelectric gate dielectric layer 150 L, as described above with respect to the third embodiment.
- the processing steps of FIG. 1 D can be performed to form a gate stack structure ( 150 , 154 . 158 ).
- the non-polar metallic element clusters may be introduced into the ferroelectric gate dielectric layer after formation of the gate stack structure ( 150 , 154 , 158 ) instead of at the step shown in FIG. 6 B .
- the processing steps of FIG. 1 D can be performed to form a source extension region 132 and a drain extension region 138 .
- the processing steps of FIG. 1 E can be performed to form a dielectric gate spacer 156 , a source region 134 , and a drain region 136 .
- FIG. 6 F the processing steps of FIG. 1 F can be performed to form a contact-level dielectric layer 170 and various contact via structures ( 174 , 176 , 175 ).
- the defect containing ferroelectric gate dielectric layer 150 L is formed by ion bombardment of the continuous ferroelectric gate dielectric layer 240 L instead of by introducing the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L.
- the ion bombardment may include bombarding the continuous ferroelectric gate dielectric layer 240 L with inert gas ions, such as helium or argon ions, after depositing the gate cap dielectric layer 158 L, the gate electrode material layer 154 L, and the continuous ferroelectric gate dielectric layer 240 L.
- the ion bombardment energy is selected to be sufficiently high for the inert gas ions to penetrate through the gate cap dielectric layer 158 L, and the gate electrode material layer 154 L to reach the continuous ferroelectric gate dielectric layer 240 L and to generate defects therein, to convert it into the defect containing ferroelectric gate dielectric layer 150 L.
- the ion bombardment step may take place during the step shown in FIG. 6 B or after forming the gate stack structure gate stack structure ( 150 , 154 , 158 ) shown in FIG. 6 C .
- a seventh exemplary structure according to a seventh embodiment of the present disclosure can be the derived from the fourth exemplary structure illustrated in FIG. 5 A by depositing the metallic dusting layer 242 L on a top surface of the continuous ferroelectric gate dielectric layer 240 L, as described above with respect to the fourth embodiment.
- an anneal process described above can be performed to outdiffuse the non-polar metallic element within the metallic dusting layer 242 L into the continuous ferroelectric gate dielectric layer 240 L.
- the anneal process can be performed at an elevated temperature that is sufficient to induce diffusion of the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L.
- the continuous ferroelectric gate dielectric layer that includes the non-polar metallic element is herein referred to as a defect containing ferroelectric gate dielectric layer 150 L.
- incorporation of the non-polar metallic element into the ferroelectric gate dielectric layer 240 L may be performed by an ion implantation process that implants the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L prior to deposition of a material of the gate electrode 154 thereupon, or by an ion implantation process that implants the non-polar metallic element into the continuous ferroelectric gate dielectric layer 240 L after deposition of a material of the gate electrode 154 thereupon, or by a combination of deposition of a metallic dusting layer 242 L on the continuous ferroelectric gate dielectric layer 240 L, outdiffusion of the non-polar metallic element from the metallic dusting layer 242 L into the continuous ferroelectric gate dielectric layer 240 L, and subsequent removal of the metallic dusting layer 242 L.
- the processing steps of FIG. 1 C can be performed to form a gate electrode material layer 154 L and a gate cap dielectric layer 158 L.
- the processing steps of FIG. 1 D can be performed to form a gate stack structure ( 150 , 154 . 158 ), a source extension region 132 , and a drain extension region 138 .
- the processing steps of FIG. 1 E can be performed to form a dielectric gate spacer 156 , a source region 134 , and a drain region 136 .
- FIG. 7 F the processing steps of FIG. 1 F can be performed to form a contact-level dielectric layer 170 and various contact via structures ( 174 , 176 , 175 ).
- FIG. 8 an eighth exemplary structure according to an eighth embodiment of the present disclosure is illustrated, which can be employed, for example, to fabricate a device structure containing vertical ferroelectric NAND memory devices.
- Vertical ferroelectric field effect transistors may provide benefits over conventional three-dimensional memory devices such as lower power consumption, improved endurance, and faster operations, while maintaining full CMOS compatibility and high-density.
- the eighth exemplary structure includes a substrate 8 , which can be a semiconductor substrate.
- the substrate includes at least one substrate semiconductor layer, which can include, for example, a lower substrate semiconductor layer 9 and an upper substrate semiconductor layer 10 .
- the lower substrate semiconductor layer 9 may be a semiconductor wafer or a semiconductor layer, and can include at least one elemental semiconductor material (e.g., single crystal silicon wafer or layer), at least one III-V compound semiconductor material, at least one II-VI compound semiconductor material, at least one organic semiconductor material, or other semiconductor materials known in the art.
- the substrate can have a major surface, which can be, for example, a topmost surface of the lower substrate semiconductor layer 9 .
- the major surface can be a semiconductor surface.
- the major surface can be a single crystalline semiconductor surface, such as a single crystalline semiconductor surface.
- the upper substrate semiconductor layer 10 may be, for example, a doped well in a silicon wafer or an epitaxial silicon layer.
- At least one semiconductor device 700 for a peripheral circuitry can be formed on a portion of the lower substrate semiconductor layer 9 .
- the at least one semiconductor device can include, for example, field effect transistors.
- the least one semiconductor device 700 for the peripheral circuitry can contain a driver circuit for memory devices to be subsequently formed, which can include at least one NAND device.
- a dielectric material such as silicon oxide can be deposited over the at least one semiconductor device, and can be subsequently planarized to form a planarization dielectric layer (not illustrated).
- the upper substrate semiconductor layer 10 if present, can be formed on the top surface of the lower substrate semiconductor layer 9 prior to, or after, formation of the at least one semiconductor device 700 by deposition of a single crystalline semiconductor material, for example, by selective epitaxy.
- the deposited semiconductor material can be the same as, or can be different from, the semiconductor material of the lower substrate semiconductor layer 9 .
- the deposited semiconductor material can be any material that can be employed for the lower substrate semiconductor layer 9 as described above.
- the single crystalline semiconductor material of the upper substrate semiconductor layer 10 can be in epitaxial alignment with the single crystalline structure of the lower substrate semiconductor layer 9 . Portions of the deposited semiconductor material located above the top surface of the planarization dielectric layer can be removed, for example, by chemical mechanical planarization (CMP).
- CMP chemical mechanical planarization
- the upper substrate semiconductor layer 10 can have a top surface that is coplanar with the top surface of the planarization dielectric layer 770 .
- the upper substrate semiconductor layer 10 can have a doping of a first conductivity type.
- the region (i.e., area) of the at least one semiconductor device 700 is herein referred to as a peripheral device region 200 .
- the region in which a memory array is subsequently formed is herein referred to as a memory array region 100 .
- a staircase region 300 for subsequently forming stepped terraces of electrically conductive layers can be provided between the memory array region 100 and the peripheral device region 200 .
- a vertically alternating sequence of first material layers (such as insulating layers 32 ) and second material layers (such as sacrificial material layers 42 ) is formed over the substrate 8 .
- a “vertically alternating sequence” refers to an alternating sequence of multiple instances of a first element and multiple instances of a second element that alternate vertically such that an instance of the second element overlies and/or underlies each instance of the first element, and an instance of the first element overlies and/or underlies each instance of the second element.
- the vertically alternating sequence can include a stack of an alternating plurality of first material layers (which can be insulating layers 32 ) and second material layers (which can be sacrificial material layer 42 ).
- a “material layer” refers to a layer including a material throughout the entirety thereof.
- an alternating plurality of first elements and second elements refers to a structure in which instances of the first elements and instances of the second elements alternate. Each instance of the first elements that is not an end element of the alternating plurality is adjoined by two instances of the second elements on both sides, and each instance of the second elements that is not an end element of the alternating plurality is adjoined by two instances of the first elements on both ends.
- a vertically alternating sequence of first elements and second elements is an alternating plurality of the first elements and the second elements in which the alternating of the first elements and second elements occurs along the vertical direction.
- the first elements may have the same thickness thereamongst, or may have different thicknesses.
- the second elements may have the same thickness thereamongst, or may have different thicknesses.
- the alternating plurality of first material layers and second material layers may begin with an instance of the first material layers or with an instance of the second material layers, and may end with an instance of the first material layers or with an instance of the second material layers.
- an instance of the first elements and an instance of the second elements may form a unit that is repeated with periodicity within the alternating plurality.
- Each first material layer includes a first material
- each second material layer includes a second material that is different from the first material.
- each first material layer can be an insulating layer 32
- each second material layer can be a sacrificial material layer.
- the stack can include an alternating plurality of insulating layers 32 and sacrificial material layers 42 , and constitutes a prototype stack of alternating layers comprising insulating layers 32 and sacrificial material layers 42 .
- a “prototype” structure or an “in-process” structure refers to a transient structure that is subsequently modified in the shape or composition of at least one component therein.
- the vertically alternating sequence ( 32 , 42 ) can include insulating layers 32 composed of the first material, and sacrificial material layers 42 composed of a second material different from that of insulating layers 32 .
- the first material of the insulating layers 32 can be at least one insulating material.
- each insulating layer 32 can be an insulating material layer.
- Insulating materials that can be employed for the insulating layers 32 include, but are not limited to, silicon oxide (including doped or undoped silicate glass), silicon nitride, silicon oxynitride, organosilicate glass (OSG), spin-on dielectric materials, dielectric metal oxides that are commonly known as high dielectric constant (high-k) dielectric oxides (e.g., aluminum oxide, hafnium oxide, etc.) and silicates thereof, dielectric metal oxynitrides and silicates thereof, and organic insulating materials.
- the first material of the insulating layers 32 can be silicon oxide.
- the second material of the sacrificial material layers 42 is a sacrificial material that can be removed selective to the first material of the insulating layers 32 .
- a removal of a first material is “selective to” a second material if the removal process removes the first material at a rate that is at least twice the rate of removal of the second material.
- the ratio of the rate of removal of the first material to the rate of removal of the second material is herein referred to as a “selectivity” of the removal process for the first material with respect to the second material.
- the sacrificial material layers 42 may comprise an insulating material, a semiconductor material, or a conductive material.
- the second material of the sacrificial material layers 42 can be subsequently replaced with electrically conductive electrodes which can function, for example, as control gate electrodes of a vertical NAND device.
- Non-limiting examples of the second material include silicon nitride, an amorphous semiconductor material (such as amorphous silicon), and a polycrystalline semiconductor material (such as polysilicon).
- the sacrificial material layers 42 can comprise silicon nitride or a semiconductor material including at least one of silicon and germanium.
- the insulating layers 32 can include silicon oxide, and sacrificial material layers can include silicon nitride sacrificial material layers.
- the first material of the insulating layers 32 can be deposited, for example, by plasma enhanced chemical vapor deposition (PECVD).
- PECVD plasma enhanced chemical vapor deposition
- TEOS tetraethyl orthosilicate
- the second material of the sacrificial material layers 42 can be formed, for example, CVD or atomic layer deposition (ALD) or plasma enhanced atomic layer deposition (PEALD).
- the thicknesses of the insulating layers 32 and the sacrificial material layers 42 can be in a range from 20 nm to 50 nm, although lesser and greater thicknesses can be employed for each insulating layer 32 and for each sacrificial material layer 42 .
- the number of repetitions of the pairs of an insulating layer 32 and a sacrificial material layer (e.g., a control gate electrode or a sacrificial material layer) 42 can be in a range from 2 to 1,024, and typically from 8 to 256, although a greater number of repetitions can also be employed.
- the top and bottom gate electrodes in the stack may function as the select gate electrodes.
- each sacrificial material layer 42 in the vertically alternating sequence ( 32 , 42 ) can have a uniform thickness that is substantially invariant within each respective sacrificial material layer 42 .
- the topmost layer among the insulating layers 32 is herein referred to as a topmost insulating layer 32 .
- the topmost insulating layer 32 can have a greater thickness than each of the insulating layers 32 .
- the vertically alternating sequence of the insulating layers 32 and the sacrificial material layers 42 can be patterned to form stepped surfaces that continuously extend from a bottommost layer of the vertically alternating sequence ( 32 , 42 ) to a topmost layer of the alternating sequence ( 32 , 42 ) in the staircase region 300 .
- a stepped cavity can be formed within the staircase region 300 which is located between the memory array region 100 and the peripheral device region 200 containing the at least one semiconductor device for the peripheral circuitry.
- the stepped cavity can have various stepped surfaces such that the horizontal cross-sectional shape of the stepped cavity changes in steps as a function of the vertical distance from the top surface of the substrate 8 .
- the stepped cavity can be formed by repetitively performing a set of processing steps.
- the set of processing steps can include, for example, an etch process of a first type that vertically increases the depth of a cavity by one or more levels, and an etch process of a second type that laterally expands the area to be vertically etched in a subsequent etch process of the first type.
- a “level” of a structure including alternating plurality is defined as the relative position of a pair of a first material layer and a second material layer within the structure.
- Stepped surfaces are formed at a peripheral portion of the vertically alternating sequence ( 32 , 42 ) through formation of the stepped cavity.
- stepped surfaces refer to a set of surfaces that include at least two horizontal surfaces and at least two vertical surfaces such that each horizontal surface is adjoined to a first vertical surface that extends upward from a first edge of the horizontal surface, and is adjoined to a second vertical surface that extends downward from a second edge of the horizontal surface.
- a “stepped cavity” refers to a cavity having stepped surfaces.
- a terrace region is formed by patterning the vertically alternating sequence ( 32 , 42 ).
- the terrace region includes stepped surfaces of the vertically alternating sequence ( 32 , 42 ) that continuously extend from a bottommost layer within the vertically alternating sequence ( 32 , 42 ) to a topmost layer within the vertically alternating sequence ( 32 , 42 ).
- a retro-stepped dielectric material portion 65 (i.e., an insulating fill material portion) can be formed in the stepped cavity by deposition of a dielectric material therein.
- a dielectric material such as silicon oxide can be deposited in the stepped cavity. Excess portions of the deposited dielectric material can be removed from above the top surface of the topmost insulating layer 32 , for example, by chemical mechanical planarization (CMP). The remaining portion of the deposited dielectric material filling the stepped cavity constitutes the retro-stepped dielectric material portion 65 .
- a “retro-stepped” element refers to an element that has stepped surfaces and a horizontal cross-sectional area that increases monotonically as a function of a vertical distance from a top surface of a substrate on which the element is present. If silicon oxide is employed for the retro-stepped dielectric material portion 65 , the silicon oxide of the retro-stepped dielectric material portion 65 may, or may not, be doped with dopants such as B, P, and/or F.
- a lithographic material stack including at least a photoresist layer can be formed over the topmost insulating layer 32 and the retro-stepped dielectric material portion 65 , and can be lithographically patterned to form line-shaped openings therein.
- the line-shaped openings laterally extend along a first horizontal direction hd 1 , and have a uniform width along a second horizontal direction hd 2 that is perpendicular to the first horizontal direction hd 1 .
- the pattern in the lithographic material stack can be transferred through the topmost insulating layer 32 or the retro-stepped dielectric material portion 65 , and through the vertically alternating sequence ( 32 , 42 ) by at least one anisotropic etch that employs the patterned lithographic material stack as an etch mask. Portions of the vertically alternating sequence ( 32 , 42 ) underlying the line-shaped openings in the patterned lithographic material stack are etched to form cavities, which are herein referred to as line trenches 149 .
- a “line trench” refers to a trench that has laterally extends straight along a horizontal direction.
- the line trenches 149 laterally extend along the first horizontal direction hd 1 through the vertically alternating sequence ( 32 , 42 ).
- the line trenches 149 have a respective uniform width that is invariant under translation along the first horizontal direction hd 1 .
- the line trenches 149 can have the same width throughout, and the spacing between neighboring pairs of the line trenches 149 can be the same.
- the line trenches 149 can constitute a one-dimensional periodic array of line trenches 149 having a pitch along a second horizontal direction hd 2 that is perpendicular to the first horizontal direction hd 1 .
- the width of the line trenches 149 along the second horizontal direction hd 2 can be in a range from 30 nm to 500 nm, such as from 60 nm to 250 nm, although lesser and greater widths can also be employed.
- the line trenches 149 extend through each layer of the vertically alternating sequence ( 32 , 42 ) and the retro-stepped dielectric material portion 65 .
- the chemistry of the anisotropic etch process employed to etch through the materials of the vertically alternating sequence ( 32 , 42 ) can alternate to optimize etching of the first and second materials in the vertically alternating sequence ( 32 , 42 ).
- the anisotropic etch can be, for example, a series of reactive ion etches.
- the sidewalls of the line trenches 149 can be substantially vertical, or can be tapered.
- the patterned lithographic material stack can be subsequently removed, for example, by ashing.
- the line trenches 149 laterally extend through the entire memory array region 100 , and laterally extend into the staircase region 300 .
- the line trenches 149 may laterally extend through the entire staircase region 300 along the first horizontal direction hd 1 , or may laterally extend only through part of a width, but not the entire width along the first horizontal direction hd 1 , of the staircase region 300 .
- an over-etch into the upper substrate semiconductor layer 10 may be optionally performed after the top surface of the upper substrate semiconductor layer 10 is physically exposed at a bottom of each line trench 149 . The overetch may be performed prior to, or after, removal of the lithographic material stack.
- the recessed surfaces of the upper substrate semiconductor layer 10 may be vertically offset from the un-recessed top surfaces of the upper substrate semiconductor layer 10 by a recess depth.
- the recess depth can be, for example, in a range from 1 nm to 50 nm, although lesser and greater recess depths can also be employed.
- the overetch is optional, and may be omitted. If the overetch is not performed, the bottom surfaces of the line trenches 149 can be coplanar with the topmost surface of the upper substrate semiconductor layer 10 .
- an etch stop layer may be employed (not shown) between the alternating stack ( 32 , 42 ) and the substrate 8 .
- Each of the line trenches 149 may include a sidewall (or a plurality of sidewalls) that extends substantially perpendicular to the topmost surface of the substrate.
- the lower substrate semiconductor layer 9 and the upper substrate semiconductor layer 10 collectively constitute a substrate 8 , which can be a semiconductor substrate.
- the upper substrate semiconductor layer 10 may be omitted, and the line trenches 149 can be extend to a top surface of the lower substrate semiconductor layer 9 .
- the line trenches 149 divide the vertically alternating sequence ( 32 , 42 ) of insulating layers 32 and sacrificial material layers 42 into multiple alternating stacks of insulating layers 32 and sacrificial material layers 42 .
- the topmost insulating layer 32 can be divided into topmost insulating layers 32 .
- Each insulating layer 32 is a patterned portion of a respective insulating layer 32
- each sacrificial material layer 42 is a patterned portion of a respective sacrificial material layer 42 .
- Each insulating layer 32 and each sacrificial material layer 42 laterally extend along the first horizontal direction hd 1 , and can have a uniform thickness along the second horizontal direction hd 2 .
- Alternating stacks ( 32 , 42 ) of insulating layers 32 and sacrificial material layers 42 can be formed over the substrate 8 .
- the alternating stacks ( 32 , 42 ) can be laterally spaced apart from each other by line trenches 149 that laterally extend along the first horizontal direction hd 1 and are spaced apart from each other along the second horizontal direction hd 2 .
- the line trenches 149 can laterally extend from an interface between the illustrated retro-stepped dielectric material portion 65 and the substrate 8 to an interface between another retro-stepped dielectric material portion (not illustrated) and the substrate 8 located on an opposite side of the illustrated retro-stepped dielectric material portion 65 .
- each alternating stack ( 32 , 42 ) of insulating layers 32 and sacrificial material layers 42 is not connected to any neighboring alternating stack ( 32 , 42 ).
- the line trenches 149 may laterally extend partly through the stepped surfaces of the vertically alternating sequence ( 32 , 42 ) of insulating layers 32 and sacrificial material layers 42 . In this case, insulating layers 32 and/or sacrificial material layers 42 located at upper levels can be disconnected from each other.
- a continuous ferroelectric gate dielectric layer 40 L can be formed by conformal deposition of a ferroelectric gate dielectric material.
- the continuous ferroelectric gate dielectric layer 40 L can be formed by an atomic layer deposition (ALD) process or a chemical vapor deposition (CVD) process.
- the continuous ferroelectric gate dielectric layer 40 L can be polycrystalline.
- the continuous ferroelectric gate dielectric layer 40 L includes a ferroelectric material having two stable directions for electrical polarization.
- the ferroelectric material of the continuous ferroelectric gate dielectric layer 40 L may include at least one material selected from hafnium oxide, zirconium oxide, hafnium-zirconium oxide, barium titanate (such as BaTiO 3 ; BT), colemanite (such as Ca 2 B 6 O 11 ⁇ 5H 2 O), bismuth titanate (such as Bi 12 TiO 20 , Bi 4 Ti 3 O 12 or Bi 2 Ti 2 O 7 ), europium barium titanate, ferroelectric polymer, germanium telluride, langbeinite (such as M 2 M′ 2 (SO 4 ) 3 in which M is a monovalent metal and M′ is a divalent metal), lead scandium tantalate (such as Pb(Sc x Ta 1-x )O 3 ), lead titanate (such as PbTiO 3 ; PT), lead zirconate titanate
- the ferroelectric dielectric material can include a polar phase hafnium oxide, such as orthorhombic phase hafnium oxide, and preferably including at least one dopant selected from Al, Zr, Y, Gd, La, Sr, or Si.
- the thickness of the continuous ferroelectric gate dielectric layer 40 L can be in a range from 2 nm to 50 nm, such as from 4 nm to 30 nm, although lesser and greater thicknesses can also be employed.
- the non-polar metallic element described above can be implanted or otherwise introduced into the continuous ferroelectric gate dielectric layer 40 L. If ion implantation is used, then angled ion implantation may be performed, in which the tilt angle of the ion beam from the vertical direction is non-zero. For example, a tilt angle in a range from 0.2 degree to 5 degrees, such as from 0.5 degrees to 3 degrees, may be employed.
- the continuous ferroelectric gate dielectric layer 40 L can include any of the ferroelectric dielectric materials that may be employed for a continuous ferroelectric gate dielectric layer 240 L described above, the non-polar metallic element may be any metallic element does not form a ferroelectric oxygen-containing compound.
- the non-polar metallic element may include one or more elements selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the continuous ferroelectric gate dielectric layer that includes the non-polar metallic element is herein referred to as a defect containing ferroelectric gate dielectric layer 50 L.
- the defect containing ferroelectric gate dielectric layer 50 L includes the non-polar metallic element at an atomic percentage in a range from 0.01% to 10%, such as from 0.05% to 3% and/or from 0.1% to 1.0%.
- the non-polar metallic element is introduced in a sufficient quantity to form nanoclusters in the defect containing ferroelectric gate dielectric layer 50 L.
- the nanoclusters of the non-polar metallic element may have a diameter of 1 nm to 5 nm.
- the nanoclusters generate defects (e.g., lattice and/or grain boundary defects) in the defect containing ferroelectric gate dielectric layer 150 L which increase the coercive field.
- incorporation of the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 50 L induces formation of pinned grain boundaries within the defect containing ferroelectric gate dielectric layer 50 L, and reduces the average grain size within the defect containing ferroelectric gate dielectric layer 50 L.
- Pinned grain boundaries are structurally stable grain boundaries that do not move upon anneal.
- the defect containing ferroelectric gate dielectric layer 50 L may be polycrystalline and may include pinned grain boundaries. In one embodiment, the defect containing ferroelectric gate dielectric layer 50 L may be annealed after incorporating the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 50 L. Atoms of the non-polar metallic element can be present at the pinned grain boundaries at a higher atomic concentration than within grains of the defect containing ferroelectric gate dielectric layer 50 L. In one embodiment, the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the defect containing ferroelectric gate dielectric layer 50 L is formed by ion bombardment of the continuous ferroelectric gate dielectric layer 240 L instead of by introducing the non-polar metallic element into the continuous ferroelectric gate dielectric layer 40 L.
- the ion bombardment may include bombarding the continuous ferroelectric gate dielectric layer 40 L with inert gas ions, such as helium or argon ions, after depositing the continuous ferroelectric gate dielectric layer 40 L to generate bombardment induced defects therein and to convert it into the defect containing ferroelectric gate dielectric layer 50 L.
- the ion bombardment may comprise tilted ion bombardment.
- the ion bombardment may take place during the deposition of the ferroelectric gate dielectric layer to generate defects therein.
- the initially deposited ferroelectric gate dielectric layer comprises the defect containing ferroelectric gate dielectric layer 50 L.
- the ion bombardment may take place in the deposition chamber after the entire ferroelectric gate dielectric layer is deposited.
- the ion bombardment is performed to generate defects in the deposited portion of the ferroelectric gate dielectric layer, followed by depositing an additional portion of the ferroelectric gate dielectric layer. Additional ion bombardment step(s) and/or additional ferroelectric gate dielectric layer portion deposition steps may optionally be performed.
- an anisotropic etch process can be performed to remove horizontal portions of the defect containing ferroelectric gate dielectric layer 50 L.
- a sacrificial cover material layer such as a thin silicon oxide layer may be deposited prior to the anisotropic etch process to protect vertically-extending portions of the defect containing ferroelectric gate dielectric layer 50 L, and may be removed after the anisotropic etch process.
- the defect containing ferroelectric gate dielectric layer 50 L can be divided int a plurality of continuous ferroelectric gate dielectric layers 50 L. Each defect containing ferroelectric gate dielectric layer 50 L can be located within a respective one of the line trenches 149 .
- a semiconductor channel material layer 60 L can be deposited over the ferroelectric gate dielectric layer 50 L by a conformal deposition process.
- the semiconductor channel material layer 60 L can extend through the openings in the ferroelectric gate dielectric layer 50 L, and can directly contact physically exposed top surfaces of the upper substrate semiconductor layer 10 .
- the semiconductor channel material layer 60 L includes a semiconductor material such as at least one elemental semiconductor material, at least one III-V compound semiconductor material, at least one II-VI compound semiconductor material, at least one organic semiconductor material, or other semiconductor materials known in the art, such as a wide band gap oxide semiconductor material.
- the semiconductor channel material layer 60 L includes amorphous silicon or polysilicon.
- the semiconductor channel material layer 60 L includes wide band gap oxide semiconductor material, such as zinc oxide, strontium titanate, titanium oxide, etc.
- the semiconductor channel material layer 60 L can be formed by a conformal deposition method such as low pressure chemical vapor deposition (LPCVD).
- LPCVD low pressure chemical vapor deposition
- the semiconductor channel material layer 60 L can be formed by conformally depositing a conformal polycrystalline semiconductor layer over the ferroelectric gate dielectric layer 50 L.
- the thickness of the semiconductor channel material layer 60 L can be in a range from 2 nm to 20 nm, such as from 3 nm to 10 nm, although lesser and greater thicknesses can also be employed.
- the semiconductor channel material layer 60 L can have a doping of the first conductivity type, which is the same conductivity type as the conductivity type of the doping of the upper substrate semiconductor layer 10 .
- the semiconductor channel material layer 60 L can comprise a semiconducting material including electrical dopants at an atomic concentration in a range from 1 ⁇ 10 14 /cm 3 to 1 ⁇ 10 18 /cm 3 .
- a continuous dielectric fill material layer 62 L including a dielectric fill material such as silicate glass can be deposited in remaining volumes of the line trenches 149 by a conformal deposition process (such as low pressure chemical vapor deposition) or a self-planarizing deposition process (such as spin coating).
- the continuous dielectric fill material layer 62 L fills the remaining volumes of the line trenches 149 , and is deposited over horizontal portions of the semiconductor channel material layer 60 L that overlie the topmost insulating layers 32 .
- the continuous dielectric fill material layer 62 L can be vertically recessed to form dielectric core rails 62 R.
- Each dielectric core rail 62 R is a patterned remaining portion of the continuous dielectric fill material layer 62 L, and can have a top surface below the horizontal plane including the top surface of the topmost insulating layers 32 .
- a “rail” or a “rail structure” refers to an elongated structure that laterally extends along a horizontal direction (which is a “lengthwise” direction).
- each dielectric core rail 62 R can be formed by deposition and vertical recessing of a dielectric fill material in the line trenches 149 .
- a drain material layer can be formed by depositing a doped semiconductor material having a doping of a second conductivity type.
- the second conductivity type is the opposite of the first conductivity type. For example, if the first conductivity type is p-type, the second conductivity type is n-type, and vice versa.
- the drain material layer includes dopants of the second conductivity type at an atomic concentration in a range from 5 ⁇ 10 19 /cm 3 to 2 ⁇ 10 21 /cm 3 , although lesser and greater dopant concentrations can also be employed.
- Each contiguous set of material portions that fills a line trench 149 comprises a line trench fill structure ( 50 L, 60 L, 62 R, 63 R).
- Each line trench fill structure ( 50 L, 60 L, 62 R, 63 R) includes a ferroelectric gate dielectric layer 50 L, a semiconductor channel material layer 60 L, a dielectric core rail 62 R, and a drain material rail 63 R which is a patterned remaining portion of the drain material layer 63 L after the planarization process.
- a laterally alternating sequence of alternating stacks ( 32 , 42 ) and line trench fill structures ( 50 L, 60 L, 62 R, 63 R) is formed.
- the alternating stacks ( 32 , 42 ) (each of which is a vertically-alternating stack) and the line trench fill structures ( 50 L, 60 L, 62 R, 63 R) can laterally alternate along the second horizontal direction hd 2 .
- a two-dimensional array of pillar cavities 69 and elongated isolation cavities 169 can be formed through the line trench fill structures ( 50 L, 60 L, 62 R, 63 R).
- the pillar cavities 69 are formed in the memory array region 100
- the elongated isolation cavities 169 can be formed in the staircase region 300 .
- a photoresist layer (not shown) can be applied over the eighth exemplary structure, and can be lithographically patterned to form rows of openings that overlie the line trench fill structures ( 50 L, 60 L, 62 R, 63 R). Further, elongated openings can be formed in the portion of the photoresist layer located in the staircase region 300 .
- the elongated openings overlie portions of the line trench fill structures ( 50 L, 60 L, 62 R, 63 R) in the staircase region 300 , and/or are formed within areas corresponding to extensions of the line trench fill structures ( 50 L, 60 L, 62 R, 63 R) into the staircase region 300 along the first horizontal direction hd 1 (in case the line trench fill structures ( 50 L, 60 L, 62 R, 63 R) do not fully extend through the staircase region 300 ).
- An anisotropic etch is performed employing the patterned photoresist layer as an etch mask. Unmasked portions of the line trench fill structures ( 50 L, 60 L, 62 R, 63 R), the alternating stacks ( 32 , 42 ), and the retro-stepped dielectric material portion 65 are etched through by the anisotropic etch process.
- the anisotropic etch process can be a reactive ion etch process that indiscriminately etches the materials of the line trench fill structures ( 50 L, 60 L, 62 R, 63 R), the alternating stacks ( 32 , 42 ), and the retro-stepped dielectric material portion 65 . End point detection can be effected by sensing of physical exposure of the surfaces of the upper substrate semiconductor layer 10 .
- the pillar cavities 69 are formed in the memory array region 100 underneath a respective opening in the photoresist layer, and the elongated isolation cavities 169 can be formed in the staircase region 300 underneath a respective opening in the photoresist layer.
- the two-dimensional array of pillar cavities 69 can include rows of pillar cavities 69 . Each row of pillar cavities 69 can overlap with the area of respective one of the line trench fill structures ( 50 L, 60 L, 62 R, 63 R).
- the pillar cavities 69 can have substantially vertical sidewalls, and laterally divide each line trench fill structure ( 50 L, 60 L, 62 R, 63 R) into memory stack assemblies 58 .
- the pillar cavities 69 can be formed as a two-dimensional array of pillar cavities 69 extending through the line trench fill structures ( 50 L, 60 L, 62 R, 63 R).
- Each of the pillar cavities 69 extends to the substrate 8 , and sidewalls of remaining portions of the insulating layers 32 and the sacrificial material layers 42 are physically exposed around the pillar cavities 69 .
- Elongated isolation cavities 169 laterally extending along the first horizontal direction hd 1 can be formed in the staircase region 300 in areas that correspond to extensions of the line trench fill structures ( 50 L, 60 L, 62 R, 63 R).
- the widths of the pillar cavities 69 and the elongated isolation cavities 169 can be greater than the maximum width of the line trenches 149 to ensure that each component within a line trench fill structure ( 50 L, 60 L, 62 R, 63 R) is laterally divided by the pillar cavities 69 and the elongated isolation cavities 169 .
- Each memory stack assembly 58 is a patterned portion of a line trench fill structure ( 50 L, 60 L, 62 R, 63 R).
- Each memory stack assembly 58 includes a vertical semiconductor channel 60 , at least one ferroelectric gate dielectric layer 50 (e.g., two ferroelectric gate dielectric layers 50 ), and a dielectric core 62 that is a patterned portion of the dielectric core rail 62 R.
- the vertical semiconductor channel 60 comprises a patterned portion of a semiconductor channel material layer 60 L within a respective line trench 149 .
- the two ferroelectric gate dielectric layers 50 comprise patterned portions of a ferroelectric gate dielectric layer 50 L within the respective line trench 149 .
- the two-dimensional array of memory stack assemblies 58 is formed in the line trenches 149 , and is interlaced with a two-dimensional array of pillar cavities 69 .
- a dielectric material such as doped silicate glass or undoped silicate glass can be deposited in the voids in the line trenches 149 , which can include the pillar cavities 69 and the elongated isolation cavities 169 .
- Dielectric pillar structures 64 are formed within the volumes of the pillar cavities 69 .
- a dielectric wall structure 64 ′ is formed in each elongated isolation cavity 169 .
- the dielectric wall structures 64 ′ laterally extend along the first horizontal direction hd 1 .
- Each of the line trenches 149 can be filled with a respective laterally alternating sequence of memory stack assemblies 58 and dielectric pillar structures 64 .
- Each of the memory stack assemblies 58 comprises a respective one of the vertical semiconductor channels 60 .
- the two-dimensional array of dielectric pillar structures 64 can be located in the line trenches 149 , and can be laterally offset from, and can be interlaced with, the two-dimensional array of memory stack assemblies 58 .
- Each line trench 149 can be filled with a respective row of memory stack assemblies 58 and a respective row of dielectric pillar structures 64 that is interlaced with the respective row of memory stack assemblies 58 .
- backside via cavities 179 can be formed through a subset of the dielectric pillar structures 64 and portions of the dielectric wall structures 64 ′.
- the locations of the backside via cavities 179 can be selected such that each sacrificial material layer 42 contacts at least one of the backside via cavities 179 .
- the locations of the backside via cavities 179 can be selected such that each point within the sacrificial material layer 42 is laterally spaced from a most proximal one of the sacrificial material layers 42 by a lateral distance that does not exceed a lateral etch distance during a subsequent etch process that etches the material of the sacrificial material layers 42 selective to the materials of the insulating layers 32 and the ferroelectric gate dielectric layers 50 .
- a subset of the backside via cavities 179 can have the same area as a respective one of the dielectric pillar structures 64 . In this case, a backside via cavity 179 can be formed by removing a respective dielectric pillar structure 64 .
- the backside via cavities 179 can only partially overlap in area with a respective one of the dielectric pillar structures 64 .
- the backside via cavities 179 may overlap in area, at least partially, with two or more of the dielectric pillar structures 64 and with any intervening memory stack assemblies 58 . In this case, a subset of the memory stack assemblies 58 may be removed during formation of the backside via cavities 179 .
- a subset of the backside via cavities 179 formed through the dielectric wall structures 64 ′ may divide one or more of the dielectric wall structures 64 ′ into multiple discrete portions.
- an etchant that selectively etches the second material of the sacrificial material layers 42 with respect to the first material of the insulating layers 32 and the ferroelectric gate dielectric layers 50 can be introduced into the backside via cavities 179 , for example, employing an isotropic etch process.
- Backside recesses 43 are formed in volumes from which the sacrificial material layers 42 are removed.
- the removal of the second material of the sacrificial material layers 42 can be selective to the first material of the insulating layers 32 , the material of the retro-stepped dielectric material portion 65 , the material of the dielectric pillar structures 64 and the dielectric wall structures 64 ′, and the material of the ferroelectric gate dielectric layers 50 .
- the sacrificial material layers 42 can include silicon nitride, and the materials of the insulating layers 32 and the retro-stepped dielectric material portion 65 can be silicon oxide materials such as undoped silicate glass and/or a doped silicate glass.
- the isotropic etch process that removes the second material selective to the first material and the ferroelectric gate dielectric layers 50 can be a wet etch process employing a wet etch solution, or can be a gas phase (dry) etch process in which the etchant is introduced in a vapor phase into the backside via cavities 179 .
- the etch process can be a wet etch process in which the eighth exemplary structure is immersed within a wet etch tank including hot phosphoric acid, which etches silicon nitride selective to silicon oxide.
- the duration of the isotropic etch process can be selected such that the sacrificial material layers 42 are completely removed from each alternating stack ( 32 , 42 ) of insulating layers 32 and sacrificial material layers 42 .
- Each backside recess 43 can be a laterally extending cavity having a lateral dimension that is greater than the vertical extent of the cavity. In other words, the lateral dimension of each backside recess 43 can be greater than the height of the backside recess 43 .
- the memory array region 100 comprises an array of monolithic three-dimensional NAND strings having a plurality of device levels disposed above the substrate 8 .
- each backside recess 43 can define a space for receiving a respective word line of the array of monolithic three-dimensional NAND strings.
- Each of the plurality of backside recesses 43 can extend substantially parallel to the top surface of the substrate 8 .
- a backside recess 43 can be vertically bounded by a top surface of an underlying insulating layer 32 and a bottom surface of an overlying insulating layer 32 .
- each backside recess 43 can have a uniform height throughout.
- the memory stack assemblies 58 , the dielectric pillar structures 64 , and the dielectric wall structures 64 ′ provide structural support to the eighth exemplary structure during formation of the backside recesses 43 .
- a source region 61 can be formed at a surface portion of the upper substrate semiconductor layer 10 under each backside via cavity 179 by implantation of electrical dopants into physically exposed surface portions of the upper substrate semiconductor layer 10 .
- Each source region 61 is formed in a surface portion of the substrate 8 that underlies a respective opening through the insulating spacer 174 . Due to the straggle of the implanted dopant atoms during the implantation process and lateral diffusion of the implanted dopant atoms during a subsequent activation anneal process, each source region 61 can have a lateral extent greater than the lateral extent of the opening through the insulating spacer 174 .
- Each surface portion of the upper substrate semiconductor layer 10 located between a source region 61 and neighboring bottom ends of the vertical semiconductor channels 60 constitutes a horizontal semiconductor channel 59 .
- Each horizontal semiconductor channel 59 contacts the source region 61 and a plurality of vertical semiconductor channels 60 .
- Each source region 61 is formed in an upper portion of the substrate 8 .
- Semiconductor channels ( 59 , 60 ) extend between each source region 61 and a respective set of drain regions 63 .
- the semiconductor channels ( 59 , 60 ) include the vertical semiconductor channels 60 of the memory stack assemblies 58 .
- At least one conductive material can be deposited in remaining volumes of the backside recesses 43 .
- a metallic barrier layer can be deposited in the backside recesses 43 directly on the physically exposed surfaces of the ferroelectric gate dielectric layers 50 .
- the metallic barrier layer includes an electrically conductive metallic material that can function as a diffusion barrier layer and/or adhesion promotion layer for a metallic fill material to be subsequently deposited.
- the metallic barrier layer can include a conductive metallic nitride material such as TiN, TaN, WN, or a stack thereof, or can include a conductive metallic carbide material such as TiC, TaC, WC, or a stack thereof.
- the metallic barrier layer can be deposited by a conformal deposition process such as chemical vapor deposition (CVD) or atomic layer deposition (ALD).
- the thickness of the metallic barrier layer can be in a range from 2 nm to 8 nm, such as from 3 nm to 6 nm, although lesser and greater thicknesses can also be employed.
- the metallic barrier layer can consist essentially of a conductive metal nitride such as TiN.
- a metal fill material is deposited in remaining volumes of backside recesses 43 , on the sidewalls of the at least one the backside via cavity 179 , and over the top surface of the topmost insulating layers 32 to form a metallic fill material portion.
- the metallic fill material can be deposited by a conformal deposition method, which can be, for example, chemical vapor deposition (CVD), atomic layer deposition (ALD), electroless plating, electroplating, or a combination thereof.
- the metallic fill material portion can consist essentially of at least one elemental metal.
- the at least one elemental metal of the metallic fill material portion can be selected, for example, from tungsten, cobalt, ruthenium, molybdenum titanium, and tantalum.
- the metallic fill material portion can consist essentially of a single elemental metal.
- the metallic fill material portion can be deposited employing a fluorine-containing precursor gas such as WF 6 .
- the metallic fill material portion can be a tungsten layer including a residual level of boron, fluorine or silicon atoms as impurities.
- a plurality of electrically conductive layers 46 can be formed in the plurality of backside recesses 43 , and a continuous metallic material layer (not shown) can be formed on the sidewalls of each backside via cavity 179 and over the topmost insulating layers 32 .
- Each electrically conductive layer 46 includes a portion of the metallic barrier layer and a metallic fill material portion that are located between a vertically neighboring pair of dielectric material layers such as a pair of insulating layers 32 .
- the deposited metallic material of the continuous metallic material layer is etched back from the sidewalls of each backside via cavity 179 and from above the topmost insulating layers 32 , for example, by an isotropic wet etch, an anisotropic dry etch, or a combination thereof.
- Each remaining portion of the deposited metallic material in the backside recesses 43 constitutes an electrically conductive layer 46 .
- Each electrically conductive layer 46 can be a conductive line structure.
- the sacrificial material layers 42 are replaced with the electrically conductive layers 46 .
- Each electrically conductive layer 46 can function as a combination of a plurality of control gate electrodes located at a same level and a word line electrically interconnecting, i.e., electrically shorting, the plurality of control gate electrodes located at the same level.
- the plurality of control gate electrodes within each electrically conductive layer 46 are the control gate electrodes for the vertical memory devices including the memory stack assemblies 58 .
- each electrically conductive layer 46 can be a word line that functions as a common control gate electrode for the plurality of vertical memory devices.
- an insulating material layer can be formed in the at least one backside via cavity 179 and over the topmost insulating layers 32 by a conformal deposition process.
- exemplary conformal deposition processes include, but are not limited to, chemical vapor deposition and atomic layer deposition.
- the insulating material layer includes an insulating material such as silicon oxide, silicon nitride, a dielectric metal oxide, an organosilicate glass, or a combination thereof.
- the insulating material layer can include silicon oxide.
- the insulating material layer can be formed, for example, by low pressure chemical vapor deposition (LPCVD) or atomic layer deposition (ALD).
- the thickness of the insulating material layer can be in a range from 1.5 nm to 60 nm, although lesser and greater thicknesses can also be employed.
- An anisotropic etch is performed to remove horizontal portions of the insulating material layer from above the topmost insulating layers 32 and at the bottom of each backside via cavity 179 .
- Each remaining portion of the insulating material layer constitutes an insulating spacer 174 .
- a backside void is present within a volume surrounded by each insulating spacer 174 .
- a top surface of the upper substrate semiconductor layer 10 can be physically exposed at the bottom of each backside void.
- a backside contact via structure 176 can be formed within each backside voids. Each contact via structure 176 can fill a respective backside void.
- the contact via structures 176 can be formed by depositing at least one conductive material in the remaining unfilled volumes of the backside via cavities 179 .
- the at least one conductive material can include a conductive liner and a conductive fill material portion.
- the conductive liner can include a conductive metallic liner such as TiN, TaN, WN, TiC, TaC, WC, an alloy thereof, or a stack thereof.
- the thickness of the conductive liner can be in a range from 3 nm to 30 nm, although lesser and greater thicknesses can also be employed.
- the conductive fill material portion can include a metal or a metallic alloy.
- the conductive fill material portion can include W, Cu, Al, Co, Ru, Ni, an alloy thereof, or a stack thereof.
- the at least one conductive material can be planarized employing the topmost insulating layers 32 overlying the alternating stacks ( 32 , 46 ) as a stopping layer. If chemical mechanical planarization (CMP) process is employed, the topmost insulating layers 32 can be employed as a CMP stopping layer.
- CMP chemical mechanical planarization
- Each remaining continuous portion of the at least one conductive material in the backside via cavities 179 constitutes a backside contact via structure 176 .
- Each backside contact via structure 176 extends through the alternating stacks ( 32 , 46 ), and contacts a top surface of a respective source region 61 .
- Contact via structures 86 (which are herein referred to as word line contact via structures) can be formed on the electrically conductive layers 46 through the retro-stepped dielectric material portion 65 .
- a two-dimensional array of contact via structures 86 can be formed on a top surface of a respective one of the electrically conductive layers 46 in the staircase region 300 .
- Additional contact via structures and additional dielectric material layers can be formed over the topmost insulating layers 32 .
- drain contact via structures 88 can be formed on a top surface of each drain region 63 within the memory stack assemblies 58 .
- a line-level dielectric layer 90 can be deposited over the contact-level dielectric layer 73 , and metal line structures ( 98 , 96 ) can be formed therein.
- the metal line structures ( 98 , 96 ) may include bit lines 98 and interconnection metal lines 96 .
- Bit lines 98 can be formed to electrically contact every other drain region 63 along the second horizontal direction hd 2 , i.e., a respective set of drain regions 63 located within every other line trench 149 along the second horizontal direction.
- FIGS. 23 A and 23 B a first alternative configuration of the eighth exemplary structure is illustrated, which can be derived from the eighth exemplary structure illustrated in FIGS. 12 A and 12 B by omitting the processing steps of FIGS. 13 A and 13 B and by performing the processing steps of FIGS. 14 A and 14 B .
- the continuous ferroelectric gate dielectric layer 40 L is divided into multiple continuous ferroelectric gate dielectric layers 40 L located within a respective line trench 149 .
- Each continuous ferroelectric gate dielectric layer 40 L includes only vertically extending portions that contact sidewalls of the alternating stacks ( 32 , 42 ).
- the processing steps of FIGS. 15 A and 15 B can be performed to deposit a semiconductor channel material layer 60 L.
- the processing steps of FIGS. 13 A and 13 B can be performed with an increase in the ion implantation or ion bombardment energy to implant a non-polar metallic element into the continuous ferroelectric gate dielectric layer 40 L or to bombard the continuous ferroelectric gate dielectric layer 40 L with inert gas ions.
- the continuous ferroelectric gate dielectric layer 40 L is converted into continuous ferroelectric gate dielectric layers 50 L including the non-polar metallic element as dopants.
- the continuous ferroelectric gate dielectric layer 40 L can include any of the ferroelectric dielectric materials described above, the non-polar metallic element may be any metallic element does not form a ferroelectric oxygen-containing compound. In one embodiment, the non-polar metallic element may include one or more elements selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the continuous ferroelectric gate dielectric layer that includes the non-polar metallic element is herein referred to as a defect containing ferroelectric gate dielectric layer 50 L.
- the defect containing ferroelectric gate dielectric layer 50 L includes the non-polar metallic element at an atomic percentage in a range from 0.01% to 10%, such as from 0.05% to 3% and/or from 0.1% to 1.0%.
- layer 50 L may include the nanoclusters of the non-polar metallic element.
- incorporation of the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 50 L induces formation of pinned grain boundaries within the defect containing ferroelectric gate dielectric layer 50 L, and reduces the average grain size within the defect containing ferroelectric gate dielectric layer 50 L.
- Pinned grain boundaries are structurally stable grain boundaries that do not move upon anneal.
- the defect containing ferroelectric gate dielectric layer 50 L may be polycrystalline and may include pinned grain boundaries. In one embodiment, the defect containing ferroelectric gate dielectric layer 50 L may be annealed after incorporating the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 50 L. Atoms of the non-polar metallic element can be present at the pinned grain boundaries at a higher atomic concentration than within grains of the defect containing ferroelectric gate dielectric layer 50 L. In one embodiment, the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- FIGS. 25 A and 25 B the processing steps of FIGS. 15 A and 15 B and FIGS. 16 A and 16 B can be performed to form line trench fill structures ( 50 L, 60 L, 62 R, 63 R). Subsequently, the processing steps of FIGS. 17 A- 22 B can be performed to provide a same structure as the eighth exemplary structure illustrated in FIGS. 23 A and 23 B .
- a second alternative configuration of the eighth exemplary structure can be derived from the eighth exemplary structure illustrated in FIGS. 12 A and 12 B by depositing a metallic dusting layer 242 L on a top surface of the continuous ferroelectric gate dielectric layer 40 L.
- the metallic dusting layer 242 L includes a continuous or non-continuous layer of a non-polar metallic element, which may be any of the non-polar metallic elements discussed above.
- the non-polar metallic element may include one or more elements selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the thickness of the metallic dusting layer 242 L may be equal to, less than, or greater than 1 monolayer of the non-polar metallic elements.
- the metallic dusting layer 242 L may have a thickness greater than 1 monolayer, and may be formed as a continuous metallic material layer. Alternatively, the metallic dusting layer 242 L may be formed as nanoclusters of atoms that may, or may not, be adjoined to each other. In one embodiment, the fraction of the area of the continuous ferroelectric gate dielectric layer 240 L that is covered by the metallic dusting layer 242 L relative to the total area of the continuous ferroelectric gate dielectric layer 240 L may be in a range from 0.01 to 0.99, such as from 0.03 to 0.3. Generally, the average thickness of the metallic dusting layer 242 L may be in a range from 0.01 times the thickness of a monolayer of the non-polar metallic element to 10 times the thickness of a monolayer of the non-polar metallic element.
- An anneal process can be performed to outdiffuse the non-polar metallic element within the metallic dusting layer 242 L into the continuous ferroelectric gate dielectric layer 40 L.
- the anneal process can be performed at an elevated temperature that is sufficient to induce diffusion of the non-polar metallic element into the continuous ferroelectric gate dielectric layer 40 L.
- the continuous ferroelectric gate dielectric layer that includes the non-polar metallic element is herein referred to as a defect containing ferroelectric gate dielectric layer 50 L.
- the defect containing ferroelectric gate dielectric layer 50 L includes the non-polar metallic element at an atomic percentage in a range from 0.01% to 10%, such as from 0.05% to 3% and/or from 0.1% to 1.0%.
- Layer 50 L may contain the nanoclusters of the non-polar metallic element described above.
- incorporation of the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 50 L induces an increase in the pinned grain boundaries.
- Pinned grain boundaries are structurally stable grain boundaries that do not move upon anneal.
- the defect containing ferroelectric gate dielectric layer 50 L may be polycrystalline and may include pinned grain boundaries.
- the defect containing ferroelectric gate dielectric layer 50 L may be annealed after incorporating the non-polar metallic element into the defect containing ferroelectric gate dielectric layer 50 L. Atoms of the non-polar metallic element can be present at the pinned grain boundaries at a higher atomic concentration than within grains of the defect containing ferroelectric gate dielectric layer 50 L.
- the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the metallic dusting layer 242 L can be subsequently removed, for example, employing a wet etch process that etches the metallic material of the metallic dusting layer 242 L selective to the metallic oxide material of the defect containing ferroelectric gate dielectric layer 50 L.
- FIGS. 14 A- 22 B can be performed to provide a same structure as the eighth exemplary structure illustrated in FIGS. 23 A and 23 B .
- incorporation of the non-polar metallic element into the ferroelectric gate dielectric layer 40 L may be performed by an ion implantation process that implants the non-polar metallic element into the continuous ferroelectric gate dielectric layer 40 L prior to deposition of a material of the vertical semiconductor channel 60 thereupon, or by an ion implantation process that implants the non-polar metallic element into the continuous ferroelectric gate dielectric layer 40 L after deposition of a material of the vertical semiconductor channel 60 thereupon, or by a combination of deposition of a metallic dusting layer 242 L on the continuous ferroelectric gate dielectric layer 40 L, outdiffusion of the non-polar metallic element from the metallic dusting layer 242 L into the continuous ferroelectric gate dielectric layer 40 L, and subsequent removal of the metallic dusting layer 242 L.
- FIG. 27 a ninth exemplary structure according to an embodiment of the present disclosure is illustrated, which may be the same as the eighth exemplary structure illustrated in FIG. 8 .
- drain select level isolation structures 72 can be formed through the topmost insulating layer 32 and a subset of the sacrificial material layers 42 located at drain select levels.
- the drain select level isolation structures 72 can be formed, for example, by forming drain select level isolation trenches and filling the drain select level isolation trenches with a dielectric material such as silicon oxide. Excess portions of the dielectric material can be removed from above the top surface of the topmost insulating layer 32 .
- a lithographic material stack including at least a photoresist layer can be formed over the topmost insulating layer 32 and the retro-stepped dielectric material portion 65 , and can be lithographically patterned to form openings therein.
- the openings include a first set of openings formed over the memory array region 100 and a second set of openings formed over the staircase region 300 .
- the pattern in the lithographic material stack can be transferred through the topmost insulating layer 32 or the retro-stepped dielectric material portion 65 , and through the alternating stack ( 32 , 42 ) by at least one anisotropic etch that employs the patterned lithographic material stack as an etch mask.
- Cavities are formed through the alternating stack ( 32 , 42 ) and the retro-stepped dielectric material portion 65 . Specifically, portions of the alternating stack ( 32 , 42 ) underlying the openings in the patterned lithographic material stack are etched to form memory openings 49 and support openings 19 .
- a “memory opening” refers to a structure in which memory elements are subsequently formed.
- a “support opening” refers to a structure in which a support structure (such as a support pillar structure) that mechanically supports other elements is subsequently formed.
- the memory openings 49 are formed through the topmost insulating layer 32 and the entirety of the alternating stack ( 32 , 42 ) in the memory array region 100 .
- the support openings 19 are formed through the retro-stepped dielectric material portion 65 and the portion of the alternating stack ( 32 , 42 ) that underlie the stepped surfaces in the staircase region 300 .
- the memory openings 49 extend through the entirety of the alternating stack ( 32 , 42 ).
- the support openings 19 extend through a subset of layers within the alternating stack ( 32 , 42 ).
- the chemistry of the anisotropic etch process employed to etch through the materials of the alternating stack ( 32 , 42 ) can alternate to optimize etching of the first and second materials in the alternating stack ( 32 , 42 ).
- the anisotropic etch can be, for example, a series of reactive ion etches.
- the sidewalls of the memory openings 49 and the support openings 19 can be substantially vertical, or can be tapered.
- the patterned lithographic material stack can be subsequently removed, for example, by ashing.
- the memory openings 49 and the support openings 19 can extend from the top surface of the alternating stack ( 32 , 42 ) to at least the horizontal plane including the topmost surface of the upper substrate semiconductor layer 10 .
- an overetch into the upper substrate semiconductor layer 10 may be optionally performed after the top surface of the upper substrate semiconductor layer 10 is physically exposed at a bottom of each memory opening 49 and each support opening 19 .
- the overetch may be performed prior to, or after, removal of the lithographic material stack.
- the recessed surfaces of the upper substrate semiconductor layer 10 may be vertically offset from the un-recessed top surfaces of the upper substrate semiconductor layer 10 by a recess depth.
- the recess depth can be, for example, in a range from 1 nm to 50 nm, although lesser and greater recess depths can also be employed.
- the overetch is optional, and may be omitted. If the overetch is not performed, the bottom surfaces of the memory openings 49 and the support openings 19 can be coplanar with the topmost surface of the upper substrate semiconductor layer 10 .
- Each of the cavities 49 and the support openings 19 may include a sidewall (or a plurality of sidewalls) that extends substantially perpendicular to the topmost surface of the substrate.
- a two-dimensional array of memory openings 49 can be formed in the memory array region 100 .
- a two-dimensional array of support openings 19 can be formed in the staircase region 300 .
- the lower substrate semiconductor layer 9 and the upper substrate semiconductor layer 10 collectively constitutes a substrate 8 , which can be a semiconductor substrate. Alternatively, the upper substrate semiconductor layer 10 may be omitted, and the memory openings 49 and the support openings 19 can be extend to a top surface of the lower substrate semiconductor layer 9 .
- Each memory opening 49 extends through the topmost insulating layer 32 , the alternating stack ( 32 , 42 ), and optionally into an upper portion of the upper substrate semiconductor layer 10 .
- Each support opening 19 can extend through the retro-stepped dielectric material portion 65 , a subset of layers in the alternating stack ( 32 , 42 ), and optionally through the upper portion of the upper substrate semiconductor layer 10 .
- the recess depth of the bottom surface of each memory opening with respect to the top surface of the upper substrate semiconductor layer 10 can be in a range from 0 nm to 30 nm, although greater recess depths can also be employed.
- the sacrificial material layers 42 can be laterally recessed partially to form lateral recesses (not shown), for example, by an isotropic etch.
- the defect containing ferroelectric gate dielectric layer 50 L can be formed within each memory opening 49 and within each support opening.
- the defect containing ferroelectric gate dielectric layer 50 L can have the same material composition and the same thickness as in the eighth exemplary structure.
- the ferroelectric gate dielectric layers 50 L may be formed by an ion implantation or another suitable process that implants the non-polar metallic element into a continuous ferroelectric gate dielectric layer 40 L or by ion bombardment of layer 40 L with inert gas ions prior to deposition of a material of a vertical semiconductor channel 60 thereupon.
- the processing steps of FIGS. 12 A and 12 B , FIGS. 13 A and 13 B , and FIGS. 14 A and 14 B can be sequentially performed to form the ferroelectric gate dielectric layers 50 L.
- the processing steps of FIGS. 15 A and 15 B can be performed to form a semiconductor channel material layer 60 L and a continuous dielectric fill material layer 62 L.
- Each memory stack assembly 58 can include, for example, a ferroelectric gate dielectric layer 50 , a vertical semiconductor channel 60 , a dielectric core 62 , and a drain region 63 .
- a support pillar structure 20 can be formed within each support opening 19 .
- each ferroelectric gate dielectric layer 50 in the ninth exemplary structure may be formed by alternative methods.
- an ion implantation process may be used that implants the non-polar metallic element into the continuous ferroelectric gate dielectric layer 40 L or an inert gas ion bombardment process may be used, after deposition of a material of the vertical semiconductor channel 60 thereupon.
- the ferroelectric gate dielectric layer 50 may be formed by a combination of deposition of a metallic dusting layer 242 L on the continuous ferroelectric gate dielectric layer 40 L, outdiffusion of the non-polar metallic element from the metallic dusting layer 242 L into the continuous ferroelectric gate dielectric layer 40 L, and subsequent removal of the metallic dusting layer 242 L in the same manner as illustrated in FIGS. 26 A and 26 B .
- a contact-level dielectric layer 73 can be formed over the alternating stack ( 32 , 42 ) of insulating layer 32 and sacrificial material layers 42 , and over the memory stack assemblies 58 and the support pillar structures 20 .
- the contact-level dielectric layer 73 includes a dielectric material that is different from the dielectric material of the sacrificial material layers 42 .
- the contact-level dielectric layer 73 can include silicon oxide.
- the contact-level dielectric layer 73 can have a thickness in a range from 50 nm to 500 nm, although lesser and greater thicknesses can also be employed.
- a photoresist layer (not shown) can be applied over the contact-level dielectric layer 73 , and is lithographically patterned to form openings in areas between clusters of memory stack assemblies 58 .
- the pattern in the photoresist layer can be transferred through the contact-level dielectric layer 73 , the alternating stack ( 32 , 42 ) and/or the retro-stepped dielectric material portion 65 employing an anisotropic etch to form backside trenches 79 , which vertically extend from the top surface of the contact-level dielectric layer 73 at least to the top surface of the substrate 8 , and laterally extend through the memory array region 100 and the staircase region 300 .
- the backside trenches 79 can laterally extend along a first horizontal direction hd 1 and can be laterally spaced apart from each other along a second horizontal direction hd 2 that is perpendicular to the first horizontal direction hd 1 .
- the memory stack assemblies 58 can be arranged in rows that extend along the first horizontal direction hd 1 .
- the drain select level isolation structures 72 can laterally extend along the first horizontal direction hd 1 .
- Each backside trench 79 can have a uniform width that is invariant along the lengthwise direction (i.e., along the first horizontal direction hd 1 ).
- Each drain select level isolation structure 72 can have a uniform vertical cross-sectional profile along vertical planes that are perpendicular to the first horizontal direction hd 1 that is invariant with translation along the first horizontal direction hd 1 .
- Multiple rows of memory stack assemblies 58 can be located between a neighboring pair of a backside trench 79 and a drain select level isolation structure 72 , or between a neighboring pair of drain select level isolation structures 72 .
- the backside trenches 79 can include a source contact opening in which a source contact via structure can be subsequently formed.
- the photoresist layer can be removed, for example, by ashing.
- Dopants of the second conductivity type can be implanted into portions of the upper substrate semiconductor layer 10 that underlie the backside trenches 79 to form source regions 61 .
- the atomic concentration of the dopants of the second conductivity type in the source regions 61 can be in a range from 5 ⁇ 10 18 /cm 3 to 2 ⁇ 10 21 /cm 3 , although lesser and greater atomic concentrations can also be employed.
- Surface portions of the upper substrate semiconductor layer 10 that extend between each source region 61 and adjacent memory stack assemblies 58 comprise horizontal semiconductor channels 59 .
- an etchant that selectively etches the second material of the sacrificial material layers 42 with respect to the first material of the insulating layers 32 can be introduced into the backside trenches 79 , for example, by performing the isotropic etch process of FIG. 16 .
- Backside recesses 43 are formed in volumes from which the sacrificial material layers 42 are removed.
- the removal of the second material of the sacrificial material layers 42 can be selective to the first material of the insulating layers 32 , the material of the retro-stepped dielectric material portion 65 , the semiconductor material of the upper substrate semiconductor layer 10 , and the material of the ferroelectric gate dielectric layers 50 .
- the sacrificial material layers 42 can include silicon nitride, and the materials of the insulating layers 32 and the retro-stepped dielectric material portion 65 can be selected from silicon oxide and dielectric metal oxides.
- the etch process that removes the second material selective to the first material and the ferroelectric gate dielectric layers 50 can be a wet etch process employing a wet etch solution, or can be a gas phase (dry) etch process in which the etchant is introduced in a vapor phase into the backside trenches 79 .
- the etch process can be a wet etch process in which the ninth exemplary structure is immersed within a wet etch tank including phosphoric acid, which etches silicon nitride selective to silicon oxide, silicon, and various other materials employed in the art.
- the support pillar structures 20 , the retro-stepped dielectric material portion 65 , and the memory stack assemblies 58 provide structural support while the backside recesses 43 are present within volumes previously occupied by the sacrificial material layers 42 .
- Each backside recess 43 can be a laterally extending cavity having a lateral dimension that is greater than the vertical extent of the cavity. In other words, the lateral dimension of each backside recess 43 can be greater than the height of the backside recess 43 .
- a plurality of backside recesses 43 can be formed in the volumes from which the second material of the sacrificial material layers 42 is removed.
- the memory openings in which the memory stack assemblies 58 are formed are herein referred to as front side openings or front side cavities in contrast with the backside recesses 43 .
- the memory array region 100 comprises an array of monolithic three-dimensional NAND strings having a plurality of device levels disposed above the substrate 8 .
- each backside recess 43 can define a space for receiving a respective word line of the array of monolithic three-dimensional NAND strings.
- Each of the plurality of backside recesses 43 can extend substantially parallel to the top surface of the substrate 8 .
- a backside recess 43 can be vertically bounded by a top surface of an underlying insulating layer 32 and a bottom surface of an overlying insulating layer 32 .
- each backside recess 43 can have a uniform height throughout.
- At least one conductive material can be deposited in the backside recesses 43 .
- a metallic barrier layer can be deposited in the backside recesses 43 directly on the physically exposed surfaces of the ferroelectric gate dielectric layers 50 and the insulating layers 32 .
- the metallic barrier layer includes an electrically conductive metallic material that can function as a diffusion barrier layer and/or adhesion promotion layer for a metallic fill material to be subsequently deposited.
- the metallic barrier layer can include a conductive metallic nitride material such as TiN, TaN, WN, or a stack thereof, or can include a conductive metallic carbide material such as TiC, TaC, WC, or a stack thereof.
- the metallic barrier layer can be deposited by a conformal deposition process such as chemical vapor deposition (CVD) or atomic layer deposition (ALD).
- the thickness of the metallic barrier layer can be in a range from 2 nm to 8 nm, such as from 3 nm to 6 nm, although lesser and greater thicknesses can also be employed.
- the metallic barrier layer can consist essentially of a conductive metal nitride such as TiN.
- a metal fill material is deposited in remaining volumes of backside recesses 43 , on the sidewalls of the at least one the backside trench 79 , and over the top surface of the contact-level dielectric layer 73 to form a metallic fill material portion.
- the metallic fill material can be deposited by a conformal deposition method, which can be, for example, chemical vapor deposition (CVD), atomic layer deposition (ALD), electroless plating, electroplating, or a combination thereof.
- the metallic fill material portion can consist essentially of at least one elemental metal.
- the at least one elemental metal of the metallic fill material portion can be selected, for example, from tungsten, cobalt, ruthenium, molybdenum titanium, and tantalum.
- the metallic fill material portion can consist essentially of a single elemental metal.
- the metallic fill material portion can be deposited employing a fluorine-containing precursor gas such as WF 6 .
- the metallic fill material portion can be a tungsten layer including a residual level of boron, fluorine or silicon atoms as impurities.
- a plurality of electrically conductive layers 46 can be formed in the plurality of backside recesses 43 , and a continuous metallic material layer (not shown) can be formed on the sidewalls of each backside trench 79 and over the contact-level dielectric layer 73 .
- Each electrically conductive layer 46 includes a portion of the metallic barrier layer and a metallic fill material portion that are located between a vertically neighboring pair of dielectric material layers such as a pair of insulating layers 32 .
- the deposited metallic material of the continuous metallic material layer is etched back from the sidewalls of each backside trench 79 and from above the contact-level dielectric layer 73 , for example, by an isotropic wet etch, an anisotropic dry etch, or a combination thereof.
- Each remaining portion of the deposited metallic material in the backside recesses 43 constitutes an electrically conductive layer 46 .
- Each electrically conductive layer 46 can be a conductive line structure.
- the sacrificial material layers 42 are replaced with the electrically conductive layers 46 .
- Each electrically conductive layer 46 can function as a combination of a plurality of control gate electrodes located at a same level and a word line electrically interconnecting, i.e., electrically shorting, the plurality of control gate electrodes located at the same level.
- the plurality of control gate electrodes within each electrically conductive layer 46 are the control gate electrodes for the vertical memory devices including the memory stack assemblies 58 .
- each electrically conductive layer 46 can be a word line that functions as a common control gate electrode for the plurality of vertical memory devices.
- an insulating material layer can be formed in the backside trenches 79 and over the contact-level dielectric layer 73 by a conformal deposition process.
- Ninth exemplary conformal deposition processes include, but are not limited to, chemical vapor deposition and atomic layer deposition.
- the insulating material layer includes an insulating material such as silicon oxide, silicon nitride, a dielectric metal oxide, an organosilicate glass, or a combination thereof.
- the insulating material layer can include silicon oxide.
- the insulating material layer can be formed, for example, by low pressure chemical vapor deposition (LPCVD) or atomic layer deposition (ALD).
- the thickness of the insulating material layer can be in a range from 1.5 nm to 60 nm, although lesser and greater thicknesses can also be employed.
- An anisotropic etch is performed to remove horizontal portions of the insulating material layer from above the contact-level dielectric layer 73 and at the bottom of each backside trench 79 .
- Each remaining portion of the insulating material layer constitutes an insulating spacer 74 .
- a backside cavity is present within a volume surrounded by each insulating spacer 74 .
- a top surface of the upper substrate semiconductor layer 10 can be physically exposed at the bottom of each backside trench 79 .
- An upper portion of the upper substrate semiconductor layer 10 that extends between the source region 61 and a plurality of vertical semiconductor channels 60 constitutes a horizontal semiconductor channel 59 for a plurality of field effect transistors.
- the horizontal semiconductor channel 59 contacts the source region 61 and the plurality of vertical semiconductor channels 60 .
- Each source region 61 is formed in an upper portion of the substrate 8 .
- Semiconductor channels ( 59 , 60 ) extend between each source region 61 and a respective set of drain regions 63 .
- the semiconductor channels ( 59 , 60 ) include the vertical semiconductor channels 60 of the memory stack assemblies 58 .
- a backside contact via structure 76 can be formed within each backside cavity. Each contact via structure 76 can fill a respective backside cavity.
- the contact via structures 76 can be formed by depositing at least one conductive material in the remaining unfilled volume (i.e., the backside cavity) of the backside trench 79 .
- the at least one conductive material can include a conductive liner 76 A and a conductive fill material portion 76 B.
- the conductive liner 76 A can include a conductive metallic liner such as TiN, TaN, WN, TiC, TaC, WC, an alloy thereof, or a stack thereof.
- the thickness of the conductive liner 76 A can be in a range from 3 nm to 30 nm, although lesser and greater thicknesses can also be employed.
- the conductive fill material portion 76 B can include a metal or a metallic alloy.
- the conductive fill material portion 76 B can include W, Cu, Al, Co, Ru, Ni, an alloy thereof, or a stack thereof.
- the at least one conductive material can be planarized employing the contact-level dielectric layer 73 overlying the alternating stack ( 32 , 46 ) as a stopping layer. If chemical mechanical planarization (CMP) process is employed, the contact-level dielectric layer 73 can be employed as a CMP stopping layer.
- CMP chemical mechanical planarization
- Each remaining continuous portion of the at least one conductive material in the backside trenches 79 constitutes a backside contact via structure 76 .
- the backside contact via structure 76 extends through the alternating stack ( 32 , 46 ), and contacts a top surface of the source region 61 .
- Additional contact via structures can be formed through the contact-level dielectric layer 73 , and optionally through the retro-stepped dielectric material portion 65 .
- drain contact via structures 88 can be formed through the contact-level dielectric layer 73 on each drain region 63 .
- Word line contact via structures 86 can be formed on the electrically conductive layers 46 through the contact-level dielectric layer 73 , and through the retro-stepped dielectric material portion 65 .
- Peripheral device contact via structures 8 P can be formed through the retro-stepped dielectric material portion 65 directly on respective nodes of the peripheral devices.
- the electrically conductive layers 46 may function as gate electrodes for a three-dimensional array of ferroelectric memory elements, which comprise portions of the ferroelectric gate dielectric layers 50 located at the levels of the electrically conductive layers 46 .
- a ferroelectric transistor which comprises: a semiconductor channel ( 60 , 160 ) comprising a semiconductor material; a defect containing ferroelectric gate dielectric layer ( 50 , 150 ) located on a surface of the semiconductor channel ⁇ ( 59 , 60 ), 160 ⁇ and comprising at least one of a noble gas element or nanoclusters of a non-polar metallic element that does not form a ferroelectric oxide material upon combination with oxygen at an atomic percentage in a range from 0.01% to 10%; a gate electrode ( 46 , 154 ) located on the defect containing ferroelectric gate dielectric layer ( 50 , 150 ); a source region ( 61 , 134 ) located on a first end portion of the semiconductor channel ⁇ ( 59 , 60 ), 160 ⁇ ; and a drain region 63 located on a second end portion of the semiconductor channel ⁇ ( 59 , 60 ), 160 ⁇ .
- the defect containing ferroelectric gate dielectric layer ( 50 , 150 ) comprises a polycrystalline ferroelectric dielectric material including at least one of lattice or grain boundary defects.
- the at least one of lattice or grain boundary defects comprise pinned grain boundaries.
- the nanoclusters of the non-polar metallic element are present at the pinned grain boundaries at a higher atomic concentration than within grains of the defect containing ferroelectric gate dielectric layer ( 50 , 150 ).
- the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the defect containing ferroelectric gate dielectric layer comprises atoms of a noble gas element.
- the ferroelectric transistor comprises: a semiconductor layer ( 9 , 10 ); an alternating stack of insulating layers 32 and electrically conductive layers 46 located over the semiconductor layer ( 9 , 10 ); a memory stack assembly 58 vertically extending through the alternating stack ( 32 , 46 ) and comprising a vertically-extending portion of the semiconductor channel ( 59 , 60 ) and the defect containing ferroelectric gate dielectric layer 50 .
- the vertically-extending portion of the semiconductor channel ( 59 , 60 ) vertically extends through a plurality of electrically conductive layers 46 and through a plurality of insulating layers 32 within the alternating stack ( 32 , 46 ); and one of the electrically conductive layers 46 of the alternating stack ( 32 , 46 ) comprises the gate electrode 46 and additional electrically conductive layers 46 of the alternating stack ( 32 , 46 ) comprise additional gate electrodes 46 within a NAND string.
- the defect containing ferroelectric gate dielectric layer 50 vertically extends through a plurality of electrically conductive layers 46 and through a plurality of insulating layers 32 within the alternating stack ( 32 , 46 ).
- the semiconductor channel 160 is a portion of a single crystalline semiconductor layer ( 210 or 104 ). In one embodiment, a predominant fraction of an entire volume of the defect containing ferroelectric gate dielectric layer 150 contacting the single crystalline semiconductor layer ( 210 or 104 ) is in epitaxial alignment with a single crystalline semiconductor material of the single crystalline semiconductor layer ( 210 or 104 ).
- the single crystalline semiconductor layer 210 comprises a strained single crystalline semiconductor layer 210 ; and the defect containing ferroelectric gate dielectric layer 150 is laterally strained within a horizontal plane with an average horizontal lattice constant that differs from an average horizontal lattice constant in an unstrained state at least by 0.01%.
- the defect containing ferroelectric gate dielectric layer comprises orthorhombic phase hafnium oxide inserted with at least one of Mg, Ga, In, Sc, Y, rare earth elements, Ti, Ca, Ta, Pt, Mo, Ag, and/or Au, etc.
- a ferroelectric transistor which comprises: a strained single crystalline semiconductor layer 210 ; a strained ferroelectric gate dielectric layer ( 240 , 150 ) located on a top surface of the strained single crystalline semiconductor layer 210 ; a gate electrode 154 located on the strained ferroelectric gate dielectric layer ( 240 , 150 ); and a source region 134 and a drain region 136 embedded within, or in contact with, the strained single crystalline semiconductor layer 210 and laterally spaced apart from each other by a semiconductor channel 260 located within the strained single crystalline semiconductor layer 210 and underlying the strained ferroelectric gate dielectric layer ( 240 , 150 ).
- the ferroelectric transistor further comprises a substrate semiconductor layer 104 comprising a first single crystalline semiconductor material and having a first in-plane average lattice constant.
- the strained single crystalline semiconductor layer 210 comprises a second single crystalline semiconductor material, in epitaxial alignment with the substrate semiconductor layer, and having a second in-plane average lattice constant that is different from the first in-plane average lattice constant. At least a predominant fraction of an entire volume of the strained ferroelectric gate dielectric layer contacting the strained single crystalline semiconductor layer is in epitaxial alignment with the strained single crystalline semiconductor layer.
- the ferroelectric transistor comprises a single crystalline buffer semiconductor layer 206 located between, and epitaxially aligned to each of, the substrate semiconductor layer 104 and the strained single crystalline semiconductor layer 210 , and having a variable in-plane lattice constant that changes as a function of a vertical distance from the substrate semiconductor layer 104 .
- a portion of the strained ferroelectric gate dielectric layer ( 240 , 150 ) overlying the strained single crystalline semiconductor layer 210 is single crystalline, and is epitaxially aligned to the strained single crystalline semiconductor layer 210 .
- the strained ferroelectric gate dielectric layer ( 240 , 150 ) is laterally strained within a horizontal plane with an average horizontal lattice constant that differs from an average horizontal lattice constant in an unstrained state at least by 0.01%.
- the strained ferroelectric gate dielectric layer ( 240 , 150 ) has a coercive field that is greater than a coercive field of an unstrained ferroelectric material having a same thickness, a same material composition, and a same crystallographic orientation by at least 1%.
- each of the substrate semiconductor layer 104 and the strained single crystalline semiconductor layer 210 comprises silicon atoms at an atomic percentage greater than 50%; and at least one of the substrate semiconductor layer 104 and the strained single crystalline semiconductor layer 210 comprises germanium or carbon at an atomic percentage greater than 0.1%.
- the strained ferroelectric gate dielectric layer 150 comprises nanoclusters of a non-polar metallic element that does not form a ferroelectric oxide material upon combination with oxygen at an atomic percentage in a range from 0.01% to 10%.
- the strained ferroelectric gate dielectric layer 150 is polycrystalline and includes pinned grain boundaries.
- atoms of the non-polar metallic element are present at the pinned grain boundaries at a higher atomic concentration than within grains of the strained ferroelectric gate dielectric layer 150 .
- the non-polar metallic element comprises an element selected from Mg, Ga, In, Sc, Y, rate earth elements, Ti, Zr or Hf.
- the strained ferroelectric gate dielectric layer comprises atoms of a noble gas. In one embodiment, the strained ferroelectric gate dielectric layer comprises orthorhombic phase hafnium oxide inserted with at least one of Mg, Ga, In, Sc, Y, rare earth elements, Ti, Ca, Ta, Pt, Mo, Ag, and/or Au, etc.
- ferroelectric memory transistors which include defect containing and/or strained ferroelectric gate dielectric layers ( 50 , 150 , 240 ) that provide a higher coercive field which lead to enhanced memory windows. Increase in the memory windows increases the operational voltage range for ferroelectric memory transistors and increases the signal-to-noise ratio during the operation of the memory devices containing such ferroelectric transistors.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (5)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/097,841 US11996462B2 (en) | 2020-11-13 | 2020-11-13 | Ferroelectric field effect transistors having enhanced memory window and methods of making the same |
PCT/US2021/036447 WO2022103436A1 (en) | 2020-11-13 | 2021-06-08 | Ferroelectric field effect transistors having enhanced memory window and methods of making the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/097,841 US11996462B2 (en) | 2020-11-13 | 2020-11-13 | Ferroelectric field effect transistors having enhanced memory window and methods of making the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220157966A1 US20220157966A1 (en) | 2022-05-19 |
US11996462B2 true US11996462B2 (en) | 2024-05-28 |
Family
ID=81586913
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/097,841 Active 2042-10-05 US11996462B2 (en) | 2020-11-13 | 2020-11-13 | Ferroelectric field effect transistors having enhanced memory window and methods of making the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US11996462B2 (en) |
Citations (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000243854A (en) * | 1999-02-22 | 2000-09-08 | Toshiba Corp | Semiconductor device and its manufacture |
KR20010089510A (en) | 1998-11-25 | 2001-10-06 | 바누치 유진 지. | Chemical mechanical polishing of feram capacitors |
US20020061604A1 (en) | 2000-10-26 | 2002-05-23 | Arkalgud Sitaram | Method for fabricating a ferroelectric or paraelectric metal oxide-containing layer and a memory component therefrom |
US20020090517A1 (en) | 1997-11-18 | 2002-07-11 | The Penn State Research Foundation | Ferroelectric relaxor polymers |
US20020108927A1 (en) | 2001-02-13 | 2002-08-15 | Hsu Sheng Teng | Method of fabricating ferroelectric memory transistors |
US20020140011A1 (en) | 2001-03-27 | 2002-10-03 | Fengyan Zhang | Method of using titanium doped aluminum oxide for passivation of ferroelectric materials and devices including the same |
US20020154532A1 (en) | 2001-03-21 | 2002-10-24 | Hiromu Miyazawa | Ferroelectric memory element and electronic apparatus |
US20030015497A1 (en) | 2001-07-18 | 2003-01-23 | Gill Douglas M. | Method of etching ferroelectric material |
JP2005093753A (en) * | 2003-09-18 | 2005-04-07 | Toshiba Corp | Thin film laminate and its manufacturing method |
WO2005063685A1 (en) | 2003-12-25 | 2005-07-14 | Asahi Denka Co., Ltd. | Metal compound, material for forming thin film and method for preparing thin film |
US20050196878A1 (en) | 2004-03-03 | 2005-09-08 | Sharp Laboratories Of America, Inc. | Single-phase c-axis doped PGO ferroelectric thin films |
US20060042060A1 (en) | 2002-06-06 | 2006-03-02 | Goat Christopher A | Method of poling ferroelectric materials |
US20060088731A1 (en) | 2002-10-24 | 2006-04-27 | Seiko Epson Corporation | Ferroelectric film, ferroelectric capacitor, ferroelectric memory, piezoelectric element, semiconductor element, method of manufacturing ferroelectric film, and method of manufacturing ferroelectric capacitor |
US20060091434A1 (en) | 2004-10-29 | 2006-05-04 | Chang-Beom Eom | Strain-engineered ferroelectric thin films |
US20090155931A1 (en) | 2007-12-18 | 2009-06-18 | Qing Ma | Ferroelectric layer with domains stabilized by strain |
US20100208573A1 (en) | 2008-08-15 | 2010-08-19 | Nanochip, Inc. | Method and device for detecting ferroelectric polarization |
US20100288983A1 (en) | 2008-02-15 | 2010-11-18 | Corin Barry Edmund Gawith | Process for poling a ferroelectric material doped with a metal |
US20110241091A1 (en) * | 2010-04-02 | 2011-10-06 | International Business Machines Corporation | Controlling ferroelectricity in dielectric films by process induced uniaxial strain |
US20110309415A1 (en) | 2010-06-18 | 2011-12-22 | Palo Alto Research Center Incorporated | Sensor using ferroelectric field-effect transistor |
US20120177902A1 (en) | 2011-01-06 | 2012-07-12 | Driscoll Judith L | Multiferroics that are both ferroelectric and ferromagnetic at room temperature |
US20120307550A1 (en) * | 2011-06-06 | 2012-12-06 | Texas Instruments Incorporated | Asymmetric Static Random Access Memory Cell with Dual Stress Liner |
US20140042574A1 (en) | 2011-04-27 | 2014-02-13 | The Regents Of The University Of California | Tunable and metastable ferroelectric materials and magneto-electric devices |
US20140206107A1 (en) | 2004-06-24 | 2014-07-24 | Gold Charm Limited | Semiconductor ferroelectric device, manufacturing method for the same, and electronic device |
US20150358151A1 (en) | 2013-01-16 | 2015-12-10 | Helmholtz-Zentrum Dresden-Rossendorf E. V. | Complementary resistance switch, contact-connected polycrystalline piezo- or ferroelectric thin-film layer, method for encrypting a bit sequence |
US20160276014A1 (en) | 2014-03-14 | 2016-09-22 | U.S. Army Research Laboratory Attn: Rdrl-Loc-I | Ferroelectric Mechanical Memory Based on Remanent Displacement and Method |
US20170103988A1 (en) | 2015-10-09 | 2017-04-13 | University Of Florida Research Foundation, Inc. | Doped ferroelectric hafnium oxide film devices |
US20170162587A1 (en) | 2015-12-03 | 2017-06-08 | Micron Technology, Inc. | Ferroelectric Capacitor, Ferroelectric Field Effect Transistor, And Method Used In Forming An Electronic Component Comprising Conductive Material And Ferroelectric Material |
US20170243875A1 (en) | 2014-08-26 | 2017-08-24 | Sabic Global Technologies B.V. | Doped graphene electrodes as interconnects for ferroelectric capacitors |
US9842839B1 (en) | 2017-01-12 | 2017-12-12 | Micron Technology, Inc. | Memory cell, an array of memory cells individually comprising a capacitor and a transistor with the array comprising rows of access lines and columns of digit lines, a 2T-1C memory cell, and methods of forming an array of capacitors and access transistors there-above |
KR20180059271A (en) | 2016-11-25 | 2018-06-04 | 연세대학교 산학협력단 | 3 dimensional ferroelectric memory device and method of fabricating the same |
US20180166448A1 (en) | 2016-11-15 | 2018-06-14 | National Taiwan Normal University | Strained-gate Engineered Dynamic Random Access Memory Including Ferroelectric Negative Capacitance Dielectrics And Manufacturing Method Thereof |
US20180265967A1 (en) | 2017-03-15 | 2018-09-20 | Versum Materials Us, Llc | Formulation for Deposition of Silicon Doped Hafnium Oxide as Ferroelectric Materials |
US20180269057A1 (en) | 2017-03-15 | 2018-09-20 | Versum Materials Us, Llc | Formulation for Deposition of Silicon Doped Hafnium Oxide as Ferroelectric Materials |
US20190023817A1 (en) | 2017-02-16 | 2019-01-24 | The Regents Of The University Of Michigan | Ferroelectric polymers from dehydrofluorinated PVDF |
CN109994477A (en) | 2017-12-27 | 2019-07-09 | 美光科技公司 | Memory cell and the method for forming memory cell |
WO2019139622A1 (en) | 2018-01-12 | 2019-07-18 | Intel Corporation | Ferroelectric field-effect transistors for 3d memory arrays and methods of manufacturing the same |
US20190326836A1 (en) | 2018-04-19 | 2019-10-24 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Phase Transformation in Relaxor Ferroelectric Single Crystals for Blast Sensor |
US20190378977A1 (en) | 2018-06-12 | 2019-12-12 | University Of Rochester | Ferroelectric strain based phase-change device |
US10700093B1 (en) | 2018-12-20 | 2020-06-30 | Sandisk Technologies Llc | Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same |
US20200212194A1 (en) | 2019-01-02 | 2020-07-02 | Intel Corporation | Piezo-resistive transistor based resonator with ferroelectric gate dielectric |
US20200212193A1 (en) | 2019-01-02 | 2020-07-02 | Intel Corporation Santa Clara | Piezo-resistive transistor based resonator with anti-ferroelectric gate dielectric |
US20200227517A1 (en) | 2019-01-16 | 2020-07-16 | Stmicroelectronics (Rousset) Sas | Pin diode including a conductive layer, and fabrication process |
US20200287017A1 (en) * | 2019-03-06 | 2020-09-10 | Intel Corporation | Single transistor with strained and de-polarizing anti-ferroelectric and ferroelectric oxide |
CN111739935A (en) | 2020-04-01 | 2020-10-02 | 深圳先进技术研究院 | Inorganic synapse transistor structure and method of fabrication |
US20200365733A1 (en) * | 2019-05-13 | 2020-11-19 | Samsung Electronics Co., Ltd. | Ferroelectric semiconductor device including a ferroelectric and manufacturing method thereof |
US20210358952A1 (en) | 2020-05-18 | 2021-11-18 | Sandisk Technologies Llc | Three-dimensional memory device including ferroelectric-metal-insulator memory cells and methods of making the same |
US20220093150A1 (en) | 2019-01-28 | 2022-03-24 | Institute of Microelectronics, Chinese Academy of Sciences | Fusion memory |
-
2020
- 2020-11-13 US US17/097,841 patent/US11996462B2/en active Active
Patent Citations (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020090517A1 (en) | 1997-11-18 | 2002-07-11 | The Penn State Research Foundation | Ferroelectric relaxor polymers |
KR20010089510A (en) | 1998-11-25 | 2001-10-06 | 바누치 유진 지. | Chemical mechanical polishing of feram capacitors |
JP2000243854A (en) * | 1999-02-22 | 2000-09-08 | Toshiba Corp | Semiconductor device and its manufacture |
US20020061604A1 (en) | 2000-10-26 | 2002-05-23 | Arkalgud Sitaram | Method for fabricating a ferroelectric or paraelectric metal oxide-containing layer and a memory component therefrom |
US20020108927A1 (en) | 2001-02-13 | 2002-08-15 | Hsu Sheng Teng | Method of fabricating ferroelectric memory transistors |
US20020154532A1 (en) | 2001-03-21 | 2002-10-24 | Hiromu Miyazawa | Ferroelectric memory element and electronic apparatus |
US20020140011A1 (en) | 2001-03-27 | 2002-10-03 | Fengyan Zhang | Method of using titanium doped aluminum oxide for passivation of ferroelectric materials and devices including the same |
US20040056276A1 (en) | 2001-03-27 | 2004-03-25 | Fengyan Zhang | Method and device using titanium doped aluminum oxide for passivation of ferroelectric materials |
US20030015497A1 (en) | 2001-07-18 | 2003-01-23 | Gill Douglas M. | Method of etching ferroelectric material |
US20060042060A1 (en) | 2002-06-06 | 2006-03-02 | Goat Christopher A | Method of poling ferroelectric materials |
US20060088731A1 (en) | 2002-10-24 | 2006-04-27 | Seiko Epson Corporation | Ferroelectric film, ferroelectric capacitor, ferroelectric memory, piezoelectric element, semiconductor element, method of manufacturing ferroelectric film, and method of manufacturing ferroelectric capacitor |
JP2005093753A (en) * | 2003-09-18 | 2005-04-07 | Toshiba Corp | Thin film laminate and its manufacturing method |
WO2005063685A1 (en) | 2003-12-25 | 2005-07-14 | Asahi Denka Co., Ltd. | Metal compound, material for forming thin film and method for preparing thin film |
US20050196878A1 (en) | 2004-03-03 | 2005-09-08 | Sharp Laboratories Of America, Inc. | Single-phase c-axis doped PGO ferroelectric thin films |
US20140206107A1 (en) | 2004-06-24 | 2014-07-24 | Gold Charm Limited | Semiconductor ferroelectric device, manufacturing method for the same, and electronic device |
US20060091434A1 (en) | 2004-10-29 | 2006-05-04 | Chang-Beom Eom | Strain-engineered ferroelectric thin films |
US20090155931A1 (en) | 2007-12-18 | 2009-06-18 | Qing Ma | Ferroelectric layer with domains stabilized by strain |
US20100288983A1 (en) | 2008-02-15 | 2010-11-18 | Corin Barry Edmund Gawith | Process for poling a ferroelectric material doped with a metal |
US20100208573A1 (en) | 2008-08-15 | 2010-08-19 | Nanochip, Inc. | Method and device for detecting ferroelectric polarization |
US20110241091A1 (en) * | 2010-04-02 | 2011-10-06 | International Business Machines Corporation | Controlling ferroelectricity in dielectric films by process induced uniaxial strain |
US20110309415A1 (en) | 2010-06-18 | 2011-12-22 | Palo Alto Research Center Incorporated | Sensor using ferroelectric field-effect transistor |
US20120177902A1 (en) | 2011-01-06 | 2012-07-12 | Driscoll Judith L | Multiferroics that are both ferroelectric and ferromagnetic at room temperature |
US20140042574A1 (en) | 2011-04-27 | 2014-02-13 | The Regents Of The University Of California | Tunable and metastable ferroelectric materials and magneto-electric devices |
US20120307550A1 (en) * | 2011-06-06 | 2012-12-06 | Texas Instruments Incorporated | Asymmetric Static Random Access Memory Cell with Dual Stress Liner |
US20150358151A1 (en) | 2013-01-16 | 2015-12-10 | Helmholtz-Zentrum Dresden-Rossendorf E. V. | Complementary resistance switch, contact-connected polycrystalline piezo- or ferroelectric thin-film layer, method for encrypting a bit sequence |
US20150364682A1 (en) | 2013-01-16 | 2015-12-17 | Helmholtz-Zentrum Dresden-Rossendorf E.V. | Complementary resistance switch, contact-connected polycrystalline piezo- or ferroelectric thin-film layer, method for encrypting a bit sequence |
US20160276014A1 (en) | 2014-03-14 | 2016-09-22 | U.S. Army Research Laboratory Attn: Rdrl-Loc-I | Ferroelectric Mechanical Memory Based on Remanent Displacement and Method |
US20170243875A1 (en) | 2014-08-26 | 2017-08-24 | Sabic Global Technologies B.V. | Doped graphene electrodes as interconnects for ferroelectric capacitors |
US20170103988A1 (en) | 2015-10-09 | 2017-04-13 | University Of Florida Research Foundation, Inc. | Doped ferroelectric hafnium oxide film devices |
US20170162587A1 (en) | 2015-12-03 | 2017-06-08 | Micron Technology, Inc. | Ferroelectric Capacitor, Ferroelectric Field Effect Transistor, And Method Used In Forming An Electronic Component Comprising Conductive Material And Ferroelectric Material |
US20180166448A1 (en) | 2016-11-15 | 2018-06-14 | National Taiwan Normal University | Strained-gate Engineered Dynamic Random Access Memory Including Ferroelectric Negative Capacitance Dielectrics And Manufacturing Method Thereof |
KR20180059271A (en) | 2016-11-25 | 2018-06-04 | 연세대학교 산학협력단 | 3 dimensional ferroelectric memory device and method of fabricating the same |
US9842839B1 (en) | 2017-01-12 | 2017-12-12 | Micron Technology, Inc. | Memory cell, an array of memory cells individually comprising a capacitor and a transistor with the array comprising rows of access lines and columns of digit lines, a 2T-1C memory cell, and methods of forming an array of capacitors and access transistors there-above |
US20190023817A1 (en) | 2017-02-16 | 2019-01-24 | The Regents Of The University Of Michigan | Ferroelectric polymers from dehydrofluorinated PVDF |
US20180265967A1 (en) | 2017-03-15 | 2018-09-20 | Versum Materials Us, Llc | Formulation for Deposition of Silicon Doped Hafnium Oxide as Ferroelectric Materials |
US20180269057A1 (en) | 2017-03-15 | 2018-09-20 | Versum Materials Us, Llc | Formulation for Deposition of Silicon Doped Hafnium Oxide as Ferroelectric Materials |
CN109994477A (en) | 2017-12-27 | 2019-07-09 | 美光科技公司 | Memory cell and the method for forming memory cell |
WO2019139622A1 (en) | 2018-01-12 | 2019-07-18 | Intel Corporation | Ferroelectric field-effect transistors for 3d memory arrays and methods of manufacturing the same |
US20190326836A1 (en) | 2018-04-19 | 2019-10-24 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Phase Transformation in Relaxor Ferroelectric Single Crystals for Blast Sensor |
US20190378977A1 (en) | 2018-06-12 | 2019-12-12 | University Of Rochester | Ferroelectric strain based phase-change device |
US10700093B1 (en) | 2018-12-20 | 2020-06-30 | Sandisk Technologies Llc | Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same |
US20200212194A1 (en) | 2019-01-02 | 2020-07-02 | Intel Corporation | Piezo-resistive transistor based resonator with ferroelectric gate dielectric |
US20200212193A1 (en) | 2019-01-02 | 2020-07-02 | Intel Corporation Santa Clara | Piezo-resistive transistor based resonator with anti-ferroelectric gate dielectric |
US20200227517A1 (en) | 2019-01-16 | 2020-07-16 | Stmicroelectronics (Rousset) Sas | Pin diode including a conductive layer, and fabrication process |
US20220093150A1 (en) | 2019-01-28 | 2022-03-24 | Institute of Microelectronics, Chinese Academy of Sciences | Fusion memory |
US20200287017A1 (en) * | 2019-03-06 | 2020-09-10 | Intel Corporation | Single transistor with strained and de-polarizing anti-ferroelectric and ferroelectric oxide |
US20200365733A1 (en) * | 2019-05-13 | 2020-11-19 | Samsung Electronics Co., Ltd. | Ferroelectric semiconductor device including a ferroelectric and manufacturing method thereof |
CN111739935A (en) | 2020-04-01 | 2020-10-02 | 深圳先进技术研究院 | Inorganic synapse transistor structure and method of fabrication |
US20210358952A1 (en) | 2020-05-18 | 2021-11-18 | Sandisk Technologies Llc | Three-dimensional memory device including ferroelectric-metal-insulator memory cells and methods of making the same |
Non-Patent Citations (16)
Title |
---|
Boscke, T.S. et al., "Ferroelectricity in hafnium oxide thin films," Appl. Phys. Lett., vol. 99, 102903 (2011); https://doi.org/10.1063/1.3634052. |
Lyu, J. et al., "Epitaxial Integration on Si(001) of Ferroelectric Hf0.5Zr0.502 Capacitors with High Retention and Endurance," ACS Appl. Mater. Interfaces, vol. 11, pp. 6224-6229, (2019); DOI: 10.1021/acsami.8b18762. |
Machado, P. et al., "Band Gap Tuning of Solution-Processed Ferroelectric Perovskite BiFe1—xCoxO3 Thin Films," Chem. Mater. vol. 31, pp. 947-954, (2019); DOI: 10.1021/acs.chemmater.8b04380. |
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for International Patent Application No. PCT/US2021/036447, dated Nov. 11, 2021, 14 pages. |
Nukala, P. et al., "Direct Epitaxial Growth of Polar (1-x)HfO2—(x)ZrO2 Ultrathin Films on Silicon," ACS Appl. Electron. Mater. 2019, vol. 1, No. 12, 2585-2593, (2019), https://pubs.acs.org/doi/10.1021/acsaelm.9b00585?goto=supporting-info. |
Pantel, D. et al., "Switching kinetics in epitaxial BiFeO 3 thin films," Journal of Applied Physics, vol. 107, p. 084111 (2010); http://dx.doi.org/10.1063/1.3392884. |
Prasad, B. et al., "Ferroelectric Field Effect Transistors Having Enhanced Memory Window and Methods of Making The Same," U.S. Appl. No. 17/097,757, filed Nov. 13, 2020. |
Saremi, S. et al., "Electronic Transport and Ferroelectric Switching in Ion-Bombarded, Defect-Engineered BiFeO3 Thin Films," Adv. Mater. Interfaces, vol. 5, p. 1700991, (2018); https://doi.org/10.1002/admi.201700991. |
Saremi, S. et al., "Local control of defects and switching properties in ferroelectric thin films," Physical Review Materials, vol. 2, p. 084414, (2018); DOI: 10.1103/PhysRevMaterials.2.084414. |
U.S. Appl. No. 16/737,088, filed Jan. 8, 2020, SanDisk Technologies LLC. |
U.S. Appl. No. 16/778,245, filed Jan. 31, 2020, SanDisk Technologies LLC. |
U.S. Appl. No. 16/798,643, filed Feb. 24, 2020, SanDisk Technologies LLC. |
U.S. Appl. No. 16/876,816, filed May 18, 2020, SanDisk Technologies LLC. |
U.S. Appl. No. 16/876,877, filed May 18, 2020, SanDisk Technologies LLC. |
U.S. Appl. No. 16/886,179, filed May 28, 2020, SanDisk Technologies LLC. |
USPTO Office Communication, Non-Final Office Action for U.S. Appl. No. 17/097,757, dated Mar. 31, 2022, 21 pages. |
Also Published As
Publication number | Publication date |
---|---|
US20220157966A1 (en) | 2022-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10923502B2 (en) | Three-dimensional ferroelectric memory devices including a backside gate electrode and methods of making same | |
US9754963B1 (en) | Multi-tier memory stack structure containing two types of support pillar structures | |
US9941299B1 (en) | Three-dimensional ferroelectric memory device and method of making thereof | |
US9905573B1 (en) | Three-dimensional memory device with angled word lines and method of making thereof | |
US10224240B1 (en) | Distortion reduction of memory openings in a multi-tier memory device through thermal cycle control | |
US11968839B2 (en) | Memory device using a multilayer ferroelectric stack and method of forming the same | |
US10181442B1 (en) | Three-dimensional memory device having L-shaped word lines and methods of making the same | |
EP1345259A2 (en) | Polycrystalline memory structure, method for forming same structure, and semiconductor memory device using same structure | |
US11107901B2 (en) | Charge storage memory device including ferroelectric layer between control gate electrode layers and methods of making the same | |
US11282848B2 (en) | Three-dimensional memory device including ferroelectric-metal-insulator memory cells and methods of making the same | |
US11380707B2 (en) | Three-dimensional memory device including backside trench support structures and methods of forming the same | |
US11302716B2 (en) | Three-dimensional memory device including ferroelectric-metal-insulator memory cells and methods of making the same | |
US20220139960A1 (en) | Three-dimensional memory device containing ferroelectric-assisted memory elements and method of making the same | |
US11335790B2 (en) | Ferroelectric memory devices with dual dielectric confinement and methods of forming the same | |
US11545506B2 (en) | Ferroelectric field effect transistors having enhanced memory window and methods of making the same | |
US11996462B2 (en) | Ferroelectric field effect transistors having enhanced memory window and methods of making the same | |
US11594553B2 (en) | Three-dimensional ferroelectric memory device containing lattice-matched templates and methods of making the same | |
WO2021236166A1 (en) | Three-dimensional memory device including ferroelectric-metal-insulator memory cells and methods of making the same | |
WO2022103436A1 (en) | Ferroelectric field effect transistors having enhanced memory window and methods of making the same | |
US11450687B2 (en) | Multibit ferroelectric memory cells and methods for forming the same | |
US20240064991A1 (en) | Memory device containing composition-controlled ferroelectric memory elements and method of making the same | |
US20240064992A1 (en) | Memory device containing composition-controlled ferroelectric memory elements and method of making the same | |
US20230402387A1 (en) | Three-dimensional memory device including composite backside metal fill structures and methods for forming the same | |
US20230403850A1 (en) | Three-dimensional memory device including composite backside metal fill structures and methods for forming the same | |
US20240074170A1 (en) | Three-dimensional memory device including dipole-containing blocking dielectric layer and methods for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PRASAD, BHAGWATI;NAG, JOYEETA;YANG, SEUNG-YEUL;AND OTHERS;SIGNING DATES FROM 20201110 TO 20201112;REEL/FRAME:054364/0495 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
ZAAB | Notice of allowance mailed |
Free format text: ORIGINAL CODE: MN/=. |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |