US11983135B2 - Electrical and optical interfaces at different heights along an edge of a package to increase bandwidth along the edge - Google Patents
Electrical and optical interfaces at different heights along an edge of a package to increase bandwidth along the edge Download PDFInfo
- Publication number
- US11983135B2 US11983135B2 US17/033,593 US202017033593A US11983135B2 US 11983135 B2 US11983135 B2 US 11983135B2 US 202017033593 A US202017033593 A US 202017033593A US 11983135 B2 US11983135 B2 US 11983135B2
- Authority
- US
- United States
- Prior art keywords
- substrate
- die
- optical
- edge
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 230000003287 optical effect Effects 0.000 title claims abstract description 133
- 238000000034 method Methods 0.000 claims abstract description 22
- 239000000758 substrate Substances 0.000 claims description 138
- 230000008878 coupling Effects 0.000 claims description 70
- 238000010168 coupling process Methods 0.000 claims description 70
- 238000005859 coupling reaction Methods 0.000 claims description 70
- 230000006870 function Effects 0.000 claims description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 9
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 239000010703 silicon Substances 0.000 claims description 9
- 230000015556 catabolic process Effects 0.000 claims description 5
- 238000006731 degradation reaction Methods 0.000 claims description 5
- 238000004806 packaging method and process Methods 0.000 claims description 4
- 239000000835 fiber Substances 0.000 claims description 3
- 230000002093 peripheral effect Effects 0.000 claims description 3
- 230000008569 process Effects 0.000 abstract description 9
- 238000004891 communication Methods 0.000 description 6
- 230000000712 assembly Effects 0.000 description 4
- 238000000429 assembly Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 4
- 239000013307 optical fiber Substances 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- UIAFKZKHHVMJGS-UHFFFAOYSA-N 2,4-dihydroxybenzoic acid Chemical compound OC(=O)C1=CC=C(O)C=C1O UIAFKZKHHVMJGS-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
- G06F30/347—Physical level, e.g. placement or routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Definitions
- Embodiments of the present disclosure generally relate to the field of package assemblies, and in particular package assemblies that include optical and electrical interfaces along an edge of a package.
- GPUs graphical process units
- FPGAs field programmable gate arrays
- CPUs central processing units
- FIG. 1 illustrates a perspective view of a package assembly that includes an edge with electrical interfaces, in accordance with embodiments.
- FIG. 2 illustrates a top-down view and a side view of an example package assembly that has electrical and optical interfaces at different heights along an edge of the package, in accordance with embodiments.
- FIG. 3 illustrates a top-down view and a side view of an example package assembly that has electrical and optical interfaces at different heights along two edges of the package, in accordance with embodiments.
- FIG. 4 illustrates an example of a process to assemble a package that has electrical and optical interfaces at different heights along an edge of a package, in accordance with embodiments.
- FIG. 5 schematically illustrates a computing device, in accordance with embodiments.
- Embodiments described herein may be directed to improving off-package edge bandwidth by overlapping electrical and optical connections on one or more edges of the package.
- these connections may be include serialization/deserialization (SERDES) connection interfaces on one or more edges of the package.
- SERDES connections may be used in high-speed communications to compensated for limited input/output area on a package.
- SERDES connections may be used to provide data transmission over a single line or differential pair, in order to minimize the number of input/output (I/O) pins and interconnects associated with the package.
- certain types of packages may be already constrained in terms of package edges that may be used to route I/O connections, and east or west side of the package may already be fully utilized with I/O connections, for example implementing double data rate (DDR) I/O.
- DDR double data rate
- I/O connections on the north or south side of a package are typically routed from dies on the package to a bottom edge, which are then fanned out, for example, to ball grid arrays or to some other fan-out structure.
- legacy implementations off-package bandwidth from a system-on-a-chip (SOC) or field programmable gate array (FPGA) fans out from the pins at the bottom of the package.
- SOC system-on-a-chip
- FPGA field programmable gate array
- off-package bandwidth for a particular edge of a package uses both an optical fan-out and an electrical fan-out on the same edge of the package.
- the optical fan-out may use a top surface or side edge of a die and the electrical SERDES link may use the bottom side edge of the die to fan-out.
- phrase “A and/or B” means (A), (B), or (A and B).
- phrase “A, B, and/or C” means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B and C).
- Coupled may mean one or more of the following. “Coupled” may mean that two or more elements are in direct physical or electrical contact. However, “coupled” may also mean that two or more elements indirectly contact each other, but yet still cooperate or interact with each other, and may mean that one or more other elements are coupled or connected between the elements that are said to be coupled with each other.
- directly coupled may mean that two or more elements are in direct contact.
- module may refer to, be part of, or include an ASIC, an electronic circuit, a processor (shared, dedicated, or group) and/or memory (shared, dedicated, or group) that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality.
- FIG. 1 may depict one or more layers of one or more package assemblies.
- the layers depicted herein are depicted as examples of relative positions of the layers of the different package assemblies.
- the layers are depicted for the purposes of explanation, and are not drawn to scale. Therefore, comparative sizes of layers should not be assumed from the Figures, and sizes, thicknesses, or dimensions may be assumed for some embodiments only where specifically indicated or discussed.
- FIG. 1 illustrates a perspective view of a package assembly that includes an edge with electrical interfaces, in accordance with embodiments.
- Package 100 includes a substrate 102 , with the first die 104 electrically and physically coupled to the substrate 102 , and a second die 108 electrically and physically coupled with substrate 102 .
- the first die 104 and the second die 108 are electrically coupled.
- the second die 108 may have multiple functions or tiles (not shown), embodiments of which may be described in more detail with respect to FIG. 2 .
- the first die 104 and the second die 108 may be coupled with an embedded multi-die Interconnect Bridge (EMIB) 110 .
- EMIB embedded multi-die Interconnect Bridge
- the first die 104 and the second die 104 may be coupled using a silicon interconnect (not shown), or coupled using some other interconnect structure.
- the first die 104 may include or be an optical tile.
- Package 100 includes two dies 104 , 108 , however, in other embodiments, the package may include additional dies, as well as additional features that may be found with respect to various SOC configurations.
- Package 100 includes an edge 100 a that may include a fan-out 124 .
- the fan-out 124 may be electrically coupled with various tiles (not shown) within the die 108 via one or more traces 122 .
- the traces 122 may travel vertically through the substrate 102 , for example through a via 122 a through one or more layers of the substrate 102 , or along a surface 122 b of a layer of the substrate 102 as an electrical trace.
- the fan-out 124 is shown at the bottom of the edge 100 a of package 100 .
- the I/O interconnects implemented by the fan-out 124 would be the only I/O interfaces that would exist on the package edge 100 a .
- the portion of the edge 100 a along height X 129 in legacy implementations is unused for any additional I/O interfaces.
- any height 104 a of the die 104 that is above the top of the substrate 102 may also be considered part of the height X 129 of the edge 100 a and may include additional I/O interfaces, in particular optical interfaces which may couple with optical fibers as discussed in more detail with respect to FIG. 2 .
- additional I/O interfaces may be placed in other locations on edge 100 a .
- these I/O interfaces may be aligned with one or more layers associated with the substrate 102 , and may be electrically or optically coupled with dies 104 , 108 , or with any other feature within the package 100 .
- regions that may be used for additional I/O interfaces may include, but are not limited to, regions 160 , 162 , 164 , 168 .
- any I/O interfaces may require portions of the substrate 102 to be removed, or traces and vias added to allow electrical connections to interfaces placed in these respective regions.
- FIG. 2 below goes into greater detail with respect to one of these embodiments, in particular optical connections at the top of edge 100 a where the die 104 is an optical connector.
- FIG. 2 illustrates a top-down view and a side view of an example package assembly that has electrical and optical interfaces at different heights along an edge of the package, in accordance with embodiments.
- Package 200 shows a top-down view with four edges: a north edge 200 a , a south edge 200 b , an east edge 200 c , and a west edge 200 d .
- package 200 may be similar to package 100 of FIG. 1 .
- Package 200 includes a substrate 202 , which may be similar substrate 102 of FIG. 1 , onto which a first die 204 , which may be similar to first die 104 of FIG. 1 , is coupled to the substrate 202 at the north edge 200 a of the package.
- the north edge 200 a of the package may be similar to the edge of the package 102 of FIG. 1 on which regions 160 , 162 , 164 are shown.
- the first die 204 includes an optical tile 206 .
- the first die 204 may include multiple optical tiles (not shown).
- a second die 208 is coupled to the substrate 202 , and is also electrically coupled with the first die 204 .
- the second die 208 includes a number of tiles including advanced interface bus 212 , peripheral component interconnect express (PCIe) 214 , core memory 216 and memory controllers (MC) 218 .
- the east edge 200 c and the west edge 200 d are typically used for wide memory/low latency interfaces 220 which may take up most if not all of these edges. Thus, this limits the additional fan-out possibilities available for the east edge 200 c and the west edge 200 d for other I/O.
- These wide memory/low latency interfaces 220 may include, for example, double data rate (DDR)/dynamic random access memory (DRAM) access.
- DDR double data rate
- DRAM dynamic random access memory
- Diagram 250 shows package 200 from a side view, where the north edge 200 a is shown to the right and the south edge 200 b is shown to the left.
- the second die 208 may be electrically coupled with the first die 204 through an EMIB 210 , which may be similar to EMIB 110 of FIG. 1 .
- a passive silicon interposer, an active silicon interposer, redistribution layer (RDL) packaging, or patch on interposer may be used to perform the electrical coupling between the first die 204 and the second die 208 .
- the EMIB 210 electrically couples the AIB 212 tile with the optical tile 206 .
- one or more optical couplers 220 may couple with the optical tile 206 in the first die 204 to provide an optical fan-out on the north edge 200 a of the package 200 .
- the data transmitted and received via the optical fibers 221 coupled with the optical couplers 220 may be data from the various tiles 214 , 216 , 218 within the second die 208 .
- one or more electrical coupling 222 may be coupled with tiles in the second die 208 , for example the PCIe 214 tiles, to an electrical fan-out 224 .
- the electrical coupling 222 may travel from the second die 208 through or along layers in the substrate 202 and reach the electrical fan-out 224 .
- the layers in the substrate may include shielding (not shown) or other design features to reduce speed degradation or electrical loss in the one or more electrical connectors during operation.
- the north edge 200 a of package 200 includes an optical coupler 220 and fan-out 224 that are at different heights above a bottom side 202 b of the substrate 202 . In embodiments, this may be referred to as the optical coupler 220 and fan-out 224 being at different Z-heights.
- data from the tiles 212 , 214 , 216 may be routed using an on-chip network 230 .
- This on-chip network 230 routes the necessary bandwidth generated to the optical and/or electrical SERDES links, including optical couplers 220 and fan-outs 224 .
- the aggregate bandwidth will be 384 GB/s.
- the optical tile 206 bandwidth via the AIB 212 is 512 GB/s, there may be effectively a 768 GB/s of SERDES bandwidth from the north edge 200 a of the package 200 .
- the latency of the on-chip network 230 will reduce a subset of AIB 212 usages that may require closely coupled interactions between the logic on the second die 208 and the optical coupler 220 . This may require additional digital logic to wrap around the optical tile 206 or the AIB 212 .
- FIG. 3 illustrates a top-down view and a side view of an example package assembly that has electrical and optical interfaces at different heights along two edges of the package, in accordance with embodiments.
- Package 300 may be similar to package 200 of FIG. 2 , with a north edge 300 a similar to north edge 200 a , and a south edge 300 b opposite the north edge 300 a .
- package 300 has a third die 349 coupled with the substrate 302 and electrically coupled with the second die 308 .
- the third die 349 includes an optical tile 326 that is electrically coupled with AIB tiles 332 .
- This third die 349 may have multiple layers of I/O interfaces as well.
- Diagram 350 which may be similar to diagram 250 of FIG. 2 .
- a substrate 302 which may be similar to substrate 202 of FIG. 2
- a first die 304 that includes an optical tile 306 , which may be similar to first die 204 that includes optical tile 206 of FIG. 2 .
- the first die 304 may include an optical coupler 320 , which may be coupled with optical fibers 321 , which may be similar to optical coupler 220 and optical fibers 221 of FIG. 2 .
- the optical tile 306 may be electrically coupled with the second die 308 , which may be similar to second die 208 of FIG. 2 , using an EMIB 310 , which may be similar to EMIB 210 of FIG. 2 .
- Diagram 350 shows the south edge 300 b that includes the third die 349 that includes an optical tile 326 that is electrically coupled with the AIB 332 using EMIB 330 .
- An optical coupler 340 coupled with the optical tile 326 , allows the attachment by one or more fibers 341 to create an optical fan-out.
- Additional electrical coupling 342 which may be similar to electrical coupling 222 of FIG. 2 , and similar to electrical coupling 322 , may couple a PCIe tile 344 with the electrical fan-out 354 .
- both the north edge 300 a and the south edge 300 b of the package 300 may serve as high density bandwidth connections with optical and electrical interfaces. With these and other embodiments described herein, this allows package 300 two maximize I/O bandwidth on one or more edges of the package.
- FIG. 4 illustrates an example of a process to assemble a package that has electrical and optical interfaces at different heights along an edge of a package, in accordance with embodiments.
- Process 400 may be performed by devices, processes, or techniques described herein, and in particular related to FIG. 1 - 3 .
- the process may include coupling an optical tile die to a first side of a substrate having the first side and a second side opposite the first side, wherein an edge of the optical die is positioned at an edge of the substrate and one or more optical couplings of the optical tile die are at the edge of the substrate at a first Z-height from the second side of the substrate.
- the optical tile die may include the first die 204 and/or the optical tile 206 on the first die 204 .
- the substrate may be substrate 202 , that has a top side 202 a and a bottom side 202 b opposite the top side.
- the edge of the optical tile die and the edge of the substrate may correspond to north edge 200 a of FIG.
- the optical couplings of the optical tile die may include optical coupler 220 of FIG. 2 , or optical couplings 320 and/or 340 of FIG. 3 .
- the first Z-height may correspond to the Z-height difference between the second side 202 b of the substrate 202 and the height of the optical coupler 220 of FIG. 2 .
- the process may include coupling a second die to the first side of the substrate, wherein one or more electrical couplings of the second die extend into the substrate to the edge of the substrate at a second Z-height from the second side of the substrate.
- the second die may correspond to the second die 208 of FIG. 2 .
- Electrical couplings of the second die 208 may include electrical couplings 222 within the substrate 202 that lead to electrical fan-out 224 of FIG. 2 .
- these electrical couplings 222 may follow layers within the substrate 202 .
- these layers within the substrate 202 may include electrical shielding or other design elements to prevent electrical loss within the electrical couplings 222 .
- the second Z height may correspond to the Z height difference between the second side 202 b of the substrate 202 and the height of the fan-out 224 at the north edge 200 a of the substrate 202 of FIG. 2 .
- the second die may correspond to the second die 308 of FIG. 3 .
- Electrical couplings of the second die 308 may include electrical couplings 322 , 342 within the substrate 302 that lead to electrical fan-outs 354 , 324 .
- these electrical couplings 322 , 342 may follow layers within the substrate 302 , and may include traces (not shown) on the substrate or vias to electrically couple traces between substrate layers.
- the layers within the substrate 302 may include electrical shielding or other design elements to prevent electrical loss within the electrical couplings 322 , 342 .
- the process may include electrically coupling the optical tile die to the second die. Electrically coupling the optical tile die to the second die may be done using an EMIB 210 to couple the optical tile 206 within the first die 202 with an MB 212 in the second die 208 as shown with respect to FIG. 2 . In other embodiments, the electrical coupling may be accomplished using a passive silicon interposer, an active silicon interposer, RDL packaging, or patch on interposer.
- electrically coupling the optical tile die may further include electrically coupling the optical tile dies 306 , 326 to the second die using, respectively, two EMIB 310 , 330 structures.
- FIG. 5 schematically illustrates a computing device, in accordance with embodiments.
- the computer system 500 (also referred to as the electronic system 500 ) as depicted can embody electrical and optical interfaces at different heights along an edge of a package, according to any of the several disclosed embodiments and their equivalents as set forth in this disclosure.
- the computer system 500 may be a mobile device such as a netbook computer.
- the computer system 500 may be a mobile device such as a wireless smart phone.
- the computer system 500 may be a desktop computer.
- the computer system 500 may be a hand-held reader.
- the computer system 500 may be a server system.
- the computer system 500 may be a supercomputer or high-performance computing system.
- the electronic system 500 is a computer system that includes a system bus 520 to electrically couple the various components of the electronic system 500 .
- the system bus 520 is a single bus or any combination of busses according to various embodiments.
- the electronic system 500 includes a voltage source 530 that provides power to the integrated circuit 510 .
- the voltage source 530 supplies current to the integrated circuit 510 through the system bus 520 .
- the integrated circuit 510 is electrically coupled to the system bus 520 and includes any circuit, or combination of circuits according to an embodiment.
- the integrated circuit 510 includes a processor 512 that can be of any type.
- the processor 512 may mean any type of circuit such as, but not limited to, a microprocessor, a microcontroller, a graphics processor, a digital signal processor, or another processor.
- the processor 512 includes, or is coupled with, electrical and optical interfaces at different heights along an edge of a package, as disclosed herein.
- SRAM embodiments are found in memory caches of the processor.
- circuits that can be included in the integrated circuit 510 are a custom circuit or an application-specific integrated circuit (ASIC), such as a communications circuit 514 for use in wireless devices such as cellular telephones, smart phones, pagers, portable computers, two-way radios, and similar electronic systems, or a communications circuit for servers.
- ASIC application-specific integrated circuit
- the integrated circuit 510 includes on-die memory 516 such as static random-access memory (SRAM).
- the integrated circuit 510 includes embedded on-die memory 516 such as embedded dynamic random-access memory (eDRAM).
- the integrated circuit 510 is complemented with a subsequent integrated circuit 511 .
- Useful embodiments include a dual processor 513 and a dual communications circuit 515 and dual on-die memory 517 such as SRAM.
- the dual integrated circuit 510 includes embedded on-die memory 517 such as eDRAM.
- the electronic system 500 also includes an external memory 540 that in turn may include one or more memory elements suitable to the particular application, such as a main memory 542 in the form of RAM, one or more hard drives 544 , and/or one or more drives that handle removable media 546 , such as diskettes, compact disks (CDs), digital variable disks (DVDs), flash memory drives, and other removable media known in the art.
- the external memory 540 may also be embedded memory 548 such as the first die in a die stack, according to an embodiment.
- the electronic system 500 also includes a display device 550 , an audio output 560 .
- the electronic system 500 includes an input device such as a controller 570 that may be a keyboard, mouse, trackball, game controller, microphone, voice-recognition device, or any other input device that inputs information into the electronic system 500 .
- an input device 570 is a camera.
- an input device 570 is a digital sound recorder.
- an input device 570 is a camera and a digital sound recorder.
- the integrated circuit 510 can be implemented in a number of different embodiments, including a package substrate having electrical and optical interfaces at different heights along an edge of a package, according to any of the several disclosed embodiments and their equivalents, an electronic system, a computer system, one or more methods of fabricating an integrated circuit, and one or more methods of fabricating an electronic assembly that includes a package substrate having electrical and optical interfaces at different heights along an edge of a package, according to any of the several disclosed embodiments as set forth herein in the various embodiments and their art-recognized equivalents.
- a foundation substrate may be included, as represented by the dashed line of FIG. 5 .
- Passive devices may also be included, as is also depicted in FIG. 5 .
- Example 1 is a package comprising: a substrate having a first side and a second side opposite the first side; an optical tile die coupled to the first side of the substrate, wherein an edge of the optical tile die is at an edge of the substrate; a second die coupled to the first side of the substrate and electrically coupled with the optical tile die; wherein one or more optical couplings of the optical tile die are at the edge of the substrate at a first Z-height from the second side of the substrate; and wherein one or more electrical couplings of the second die extend into the substrate to the edge of the substrate at a second Z-height from the second side of the substrate, wherein the first Z-height and the second Z-height are different Z-heights to increase input/output (TO) bandwidth along the edge of the substrate.
- TO input/output
- Example 2 may include the package of example 1, wherein the second Z-height is zero.
- Example 3 may include the package of example 1, wherein the second die is electrically coupled with the optical tile die via an advanced interface bus (AIB).
- AIB advanced interface bus
- Example 4 may include the package of example 3, wherein the second die is electrically coupled with the optical tile die via a selected one of: an embedded multi-die Interconnect Bridge (EMIB), a passive silicon interposer, an active silicon interposer, redistribution layer (RDL) packaging, or patch on interposer.
- EMIB embedded multi-die Interconnect Bridge
- RDL redistribution layer
- Example 5 may include the package of example 1, further including fiber coupled with the one or more optical couplings of the optical tile die.
- Example 6 may include the package of example 1, wherein the substrate includes a plurality of layers, and wherein the one or more electrical couplings are routed on the plurality of layers.
- Example 7 may include the package of example 6, wherein at least one of the plurality of layers includes shielding to reduce speed degradation or electrical loss of the one or more electrical couplings.
- Example 8 may include the package of example 1, wherein the one or more electrical couplings of the second die at the edge of the substrate are coupled to a fanout structure.
- Example 9 may include the package of example 1, wherein the second die includes multiple functions.
- Example 10 may include the package of example 1, wherein the second die includes a function coupled with the one or more electrical couplings.
- Example 11 may include the package of example 10, wherein the function is a peripheral component interconnect express (PCIe) function.
- PCIe peripheral component interconnect express
- Example 12 may include the package of any one of examples 1-11, wherein the optical tile die is a first optical tile die and the edge of the substrate is a first edge of the substrate; and further comprising: a second optical tile die coupled to the first side of the substrate, wherein an edge of the second optical tile die is at a second edge of the substrate opposite the first edge of the substrate; wherein the second optical tile die is electrically coupled to the second die; wherein one or more optical couplings of the second optical tile die are at the second edge of the substrate at a third Z-height from the second side of the substrate; and wherein one or more electrical couplings of the second die extend into the substrate to the second edge of the substrate at a fourth Z-height from the second side of the substrate, wherein the third Z-height and the fourth Z-height are different Z-heights to increase I/O bandwidth along the second edge of the substrate.
- Example 13 is a method comprising: coupling an optical tile die to a first side of a substrate having the first side and a second side opposite the first side, wherein an edge of the optical die is positioned at an edge of the substrate and one or more optical couplings of the optical tile die are at the edge of the substrate at a first Z-height from the second side of the substrate; coupling a second die to the first side of the substrate, wherein one or more electrical couplings of the second die extend into the substrate to the edge of the substrate at a second Z-height from the second side of the substrate; and electrically coupling the optical tile die to the second die.
- Example 14 may include the method of example 13, wherein the second Z-height is zero.
- Example 15 may include the method of example 13, wherein the second die is electrically coupled with the optical tile die via an advanced interface bus (MB).
- MB advanced interface bus
- Example 16 may include the method of example 13, wherein the substrate includes a plurality of layers and wherein the one or more electrical couplings are routed on or through the plurality of layers.
- Example 17 may include the method of any one of examples 13-16, wherein at least one of the plurality of layers includes shielding to reduce speed degradation or electrical loss of the one or more electrical couplings.
- Example 18 is a system comprising: a motherboard; a package electrically and physically coupled to the motherboard, the package comprising: a substrate having a first side and a second side opposite the first side; an optical tile die coupled to the first side of the substrate, wherein an edge of the optical tile die is at an edge of the substrate; a second die coupled to the first side of the substrate and electrically coupled with the optical tile die; wherein one or more optical couplings of the optical tile die are at the edge of the substrate at a first Z-height from the second side of the substrate; and wherein one or more electrical couplings of the second die extend into the substrate to the edge of the substrate at a second Z-height from the second side of the substrate, wherein the first Z-height and the second Z-height are different Z-heights to increase input/output (TO) bandwidth along the edge of the substrate.
- TO input/output
- Example 19 may include the system of example 18, wherein the packages coupled to a fanout structure on the motherboard.
- Example 20 may include the system of any one of examples 18-19, further comprising another component coupled with the motherboard, the other component optically coupled with the optical tile die.
- Various embodiments may include any suitable combination of the above-described embodiments including alternative (or) embodiments of embodiments that are described in conjunctive form (and) above (e.g., the “and” may be “and/or”). Furthermore, some embodiments may include one or more articles of manufacture (e.g., non-transitory computer-readable media) having instructions, stored thereon, that when executed result in actions of any of the above-described embodiments. Moreover, some embodiments may include apparatuses or systems having any suitable means for carrying out the various operations of the above-described embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Optical Couplings Of Light Guides (AREA)
Abstract
Description
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/033,593 US11983135B2 (en) | 2020-09-25 | 2020-09-25 | Electrical and optical interfaces at different heights along an edge of a package to increase bandwidth along the edge |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/033,593 US11983135B2 (en) | 2020-09-25 | 2020-09-25 | Electrical and optical interfaces at different heights along an edge of a package to increase bandwidth along the edge |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220100692A1 US20220100692A1 (en) | 2022-03-31 |
US11983135B2 true US11983135B2 (en) | 2024-05-14 |
Family
ID=80821214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/033,593 Active 2042-09-15 US11983135B2 (en) | 2020-09-25 | 2020-09-25 | Electrical and optical interfaces at different heights along an edge of a package to increase bandwidth along the edge |
Country Status (1)
Country | Link |
---|---|
US (1) | US11983135B2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021138846A1 (en) * | 2020-01-08 | 2021-07-15 | 中国科学院计算技术研究所 | Method and system for realizing fpga server |
EP3910471A1 (en) * | 2020-05-13 | 2021-11-17 | Elektrobit Automotive GmbH | Computing device with safe and secure coupling between virtual machines and peripheral component interconnect express device |
US11537539B2 (en) * | 2020-10-19 | 2022-12-27 | Softiron Limited | Acceleration of data between a network and local I/O in a NUMA system |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100122011A1 (en) * | 2008-11-13 | 2010-05-13 | International Business Machines Corporation | Method and Apparatus for Supporting Multiple High Bandwidth I/O Controllers on a Single Chip |
US20130214432A1 (en) * | 2012-02-17 | 2013-08-22 | Xilinx, Inc. | Stacked die assembly |
US20150219850A1 (en) * | 2014-02-05 | 2015-08-06 | Aurrion, Inc. | Shielding regions for photonic integrated circuits |
US20170045697A1 (en) * | 2014-10-27 | 2017-02-16 | Coriant Advanced Technology, LLC | Photonic interface for electronic circuit |
US20190103357A1 (en) * | 2017-09-29 | 2019-04-04 | Intel Corporation | Methods of forming package on package assemblies with reduced z height and structures formed thereby |
US20190138680A1 (en) * | 2018-12-28 | 2019-05-09 | Intel Corporation | Modular Periphery Tile for Integrated Circuit Device |
US20190303334A1 (en) * | 2019-06-20 | 2019-10-03 | Bryan R. White | System, Apparatus And Method For Multi-Die Distributed Memory Mapped Input/Output Support |
US10598860B2 (en) * | 2018-03-14 | 2020-03-24 | Globalfoundries Inc. | Photonic die fan out package with edge fiber coupling interface and related methods |
-
2020
- 2020-09-25 US US17/033,593 patent/US11983135B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100122011A1 (en) * | 2008-11-13 | 2010-05-13 | International Business Machines Corporation | Method and Apparatus for Supporting Multiple High Bandwidth I/O Controllers on a Single Chip |
US20130214432A1 (en) * | 2012-02-17 | 2013-08-22 | Xilinx, Inc. | Stacked die assembly |
US20150219850A1 (en) * | 2014-02-05 | 2015-08-06 | Aurrion, Inc. | Shielding regions for photonic integrated circuits |
US20170045697A1 (en) * | 2014-10-27 | 2017-02-16 | Coriant Advanced Technology, LLC | Photonic interface for electronic circuit |
US20190103357A1 (en) * | 2017-09-29 | 2019-04-04 | Intel Corporation | Methods of forming package on package assemblies with reduced z height and structures formed thereby |
US10598860B2 (en) * | 2018-03-14 | 2020-03-24 | Globalfoundries Inc. | Photonic die fan out package with edge fiber coupling interface and related methods |
US20190138680A1 (en) * | 2018-12-28 | 2019-05-09 | Intel Corporation | Modular Periphery Tile for Integrated Circuit Device |
US20190303334A1 (en) * | 2019-06-20 | 2019-10-03 | Bryan R. White | System, Apparatus And Method For Multi-Die Distributed Memory Mapped Input/Output Support |
Also Published As
Publication number | Publication date |
---|---|
US20220100692A1 (en) | 2022-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11983135B2 (en) | Electrical and optical interfaces at different heights along an edge of a package to increase bandwidth along the edge | |
US11901280B2 (en) | Ground via clustering for crosstalk mitigation | |
US9589866B2 (en) | Bridge interconnect with air gap in package assembly | |
US7777330B2 (en) | High bandwidth cache-to-processing unit communication in a multiple processor/cache system | |
CN101877342B (en) | Circuit arrangement and design method | |
US20200098725A1 (en) | Semiconductor package or semiconductor package structure with dual-sided interposer and memory | |
US20200118951A1 (en) | In-package rf waveguides as high bandwidth chip-to-chip interconnects and methods for using the same | |
TW201440221A (en) | Systems and methods for high-speed, low-profile memory packages and pinout designs | |
US20210407909A1 (en) | Integrated photonics and processor package with redistribution layer and emib connector | |
US20200098724A1 (en) | Semiconductor package or structure with dual-sided interposers and memory | |
US20180122773A1 (en) | Semiconductor device | |
US20200066679A1 (en) | Hyperchip | |
KR20210116202A (en) | Active bridge enabled co-packaged photonic transceiver | |
US11139273B2 (en) | Dynamically configurable multi-chip package | |
KR20200135165A (en) | Interconnect hub for dies | |
US11476198B2 (en) | Multi-level components for integrated-circuit packages | |
KR20200094143A (en) | Power sharing cell architecture | |
US11153968B2 (en) | Device, system and method to promote the integrity of signal communications | |
CN114036086B (en) | Three-dimensional heterogeneous integration-based serial interface memory chip | |
EP4020028A1 (en) | Stackable photonics die with direct optical interconnect | |
US20220092016A1 (en) | Off-package high density, high bandwidth memory access using optical links | |
JP2016100600A (en) | Electrical interconnect for electronic package | |
US20230343718A1 (en) | Homogeneous chiplets configurable as a two-dimensional system or a three-dimensional system | |
US20230305708A1 (en) | Interface for different internal and external memory io paths | |
US20240006735A1 (en) | Stacked transceiver and waveguide launcher array |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCT | Information on status: administrative procedure adjustment |
Free format text: PROSECUTION SUSPENDED |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUBBAREDDY, DHEERAJ;NALAMALPU, ANKIREDDY;THAKUR, ANSHUMAN;AND OTHERS;SIGNING DATES FROM 20201203 TO 20210420;REEL/FRAME:055987/0702 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |