US11651887B2 - Stacked and interleaved transformer layout - Google Patents

Stacked and interleaved transformer layout Download PDF

Info

Publication number
US11651887B2
US11651887B2 US16/884,993 US202016884993A US11651887B2 US 11651887 B2 US11651887 B2 US 11651887B2 US 202016884993 A US202016884993 A US 202016884993A US 11651887 B2 US11651887 B2 US 11651887B2
Authority
US
United States
Prior art keywords
coil
turn
transformer structure
example implementation
turns
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/884,993
Other versions
US20210375522A1 (en
Inventor
Kambiz HADIPOUR ABKENAR
Martin Dechant
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US16/884,993 priority Critical patent/US11651887B2/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Dechant, Martin, HADIPOUR ABKENAR, KAMBIZ
Priority to DE102021112835.8A priority patent/DE102021112835A1/en
Priority to CN202110580266.8A priority patent/CN113745200A/en
Publication of US20210375522A1 publication Critical patent/US20210375522A1/en
Application granted granted Critical
Publication of US11651887B2 publication Critical patent/US11651887B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00—Details of transformers or inductances, in general
    • H01F27/28—Coils; Windings; Conductive connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/645—Inductive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F19/00—Fixed transformers or mutual inductances of the signal type
    • H01F19/04—Transformers or mutual inductances suitable for handling frequencies considerably beyond the audio range
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00—Details of transformers or inductances, in general
    • H01F27/28—Coils; Windings; Conductive connections
    • H01F27/2804—Printed windings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00—Details of transformers or inductances, in general
    • H01F27/40—Structural association with built-in electric component, e.g. fuse
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/02—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
    • H01F41/04—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/02—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
    • H01F41/04—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
    • H01F41/041—Printed circuit coils
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/10—Inductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00—Details of transformers or inductances, in general
    • H01F27/28—Coils; Windings; Conductive connections
    • H01F27/2804—Printed windings
    • H01F2027/2809—Printed windings on stacked layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00—Details of transformers or inductances, in general
    • H01F27/28—Coils; Windings; Conductive connections
    • H01F27/2804—Printed windings
    • H01F2027/2819—Planar transformers with printed windings, e.g. surrounded by two cores and to be mounted on printed circuit
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements

Definitions

  • Transformers and transformer-based components can be used in millimeter (mm) wave integrated circuit design.
  • One important parameter in design of a transformer structure is insertion loss of a coil (e.g., a primary coil, a secondary coil), which has a direct impact on an output power of a transmitter and/or a noise figure of a receiver.
  • One type of transform structure is a stacked transformer structure.
  • a stacked transformer structure relies on vertical (i.e., transverse) coupling between coils located primarily in different planes.
  • Another type of transformer structure is an interleaved transformer structure.
  • An interleaved transformer structure (also referred to as a planar transformer structure) relies on lateral (i.e., side) coupling between coils located primarily in the same plane.
  • a transformer structure may include a first coil having one or more turns; and a second coil having one or more turns, wherein a turn of the one or more turns of the first coil overlaps a turn of the one or more turns of the second coil in a lateral direction substantially along the turn of the first coil and in a vertical direction substantially along the turn of the first coil.
  • a method may include forming a first coil having at least one turn; and forming a second coil having at least one turn, wherein a first portion of a turn of the first coil is formed to overlap a turn of the second coil in a first direction substantially along the first portion of the turn of the first coil, and wherein a second portion of the turn of the first coil is formed to overlap the turn of the second coil in a second direction substantially along the second portion of the turn of the first coil, wherein the second direction is perpendicular to the first direction.
  • a semiconductor device may include a transformer structure including a first coil having one or more turns; and a second coil having one or more turns, wherein a turn of the one or more turns of the first coil overlaps a turn of the one or more turns of the second coil in a lateral direction and in a vertical direction substantially along the turn of the first coil.
  • FIGS. 1 A- 1 H are diagrams associated with a first example implementation of a transformer structure that includes a stacked and interleaved architecture, as described herein.
  • FIGS. 2 A- 2 D are diagrams associated with a second example implementation of a transformer structure that includes a stacked and interleaved architecture, as described herein.
  • FIGS. 3 A- 3 J are diagrams associated with a third example implementation of a transformer structure that includes a stacked and interleaved architecture, as described herein.
  • FIG. 4 a flow chart of an example process for providing a transformer structure having a stacked and interleaved architecture, as described herein.
  • One factor that determines an amount of insertion loss of a transformer structure is coupling between a primary coil of the transformer structure and a secondary coil of the transformer structure.
  • a frequency of operation in which a transformer structure is used increases (e.g., to mm-wave frequencies and higher), a size of the transformer structure becomes smaller, which makes achieving a high coupling coefficient, and therefore low insertion loss, more difficult.
  • Prior techniques for reducing insertion loss in a transformer structure include using a stacked structure, or an interleaved structure (e.g., with at least a required minimum spacing between transformer turns).
  • Other options may also be possible, such as the use of a specially designed layout (e.g., a quadrafilar combiner), or a design based on differently sized transformer structures.
  • a manufacturing technology that provides a metal stack with two thick metal layers (e.g., having thicknesses equal to or greater than approximately 1 micron ( ⁇ m)) is used for fabricating mm-wave integrated circuits.
  • a manufacturing technology may provide a metal stack having only a single thick metal layer.
  • a stacked structure is not feasible (e.g., since the stacked structure requires at least two thick metal layers to form the primary and secondary coils), and so an interleaved structure (e.g., in which the primary and secondary coils are formed on the single thick metal layer) is the typical candidate for realizing a transformer structure.
  • Q quality
  • electro-migration aspects benefit from the use of an interleaved structure.
  • a transformer structure with an interleaved design cannot achieve low insertion loss for a certain primary and secondary inductance because the required spacing limits an achievable coupling between coils of the transformer structure.
  • a transformer structure with the stacked and interleaved design may have a first coil and a second coil, where a turn of the first coil overlaps a turn of the second coil in both a lateral direction substantially along the turn of the first coil (e.g., to provide lateral coupling substantially along the turn of the first coil) and in a vertical direction substantially along the turn of the first coil (e.g., to provide vertical coupling substantially along the turn of the first coil).
  • the stacked/interleaved transformer structure reduces insertion loss and increases coupling coefficient between the primary coil and the secondary coil (e.g., as compared to a stacked structure alone, as compared to an interleaved structure alone). That is, by employing a combination of interleaved and stacked architectures, the stacked/interleaved transformer structure may gain advantages of both the stacked approach and the interleaved approach. Additionally, the stacked/interleaved transformer structure design described herein does not impact a size or a general structure of the primary or secondary coils, meaning that the stacked/interleaved transformer structure can be readily integrated into current integrated circuit designs.
  • the stacked/interleaved transformer structure described herein may increase an output power of a transmitter and decrease a noise figure of a low noise amplifier, both of which impact a signal-to-noise ratio (SNR) of the radar transceiver system, meaning that the stacked/interleaved transformer structure can improve quality of a radar image.
  • SNR signal-to-noise ratio
  • the stacked/interleaved transformer structure includes an interleaved structure in which both the primary and secondary coils are formed on a thick metal layer. Further the stacked/interleaved transformer structure includes a stacked structure using an additional winding geometry, connected to either the primary coil or the secondary coil, that is formed on a thin (e.g., having a thickness that is less than approximately 1 ⁇ m) metal layer below the thick metal layer.
  • a thin e.g., having a thickness that is less than approximately 1 ⁇ m
  • the combination of the stacked and interleaved architectures increases coupling between the primary and secondary coils.
  • the stacked/interleaved transformer structure may be particularly useful when a manufacturing technology provides a metal stack having a single thick metal layer.
  • the stacked/interleaved transformer structure can be used in other scenarios, such as when a manufacturing technology provides a metal stack with two thick metal layers, and still provide the benefits described above.
  • a coupling coefficient of the transformer structure can be increased by including a lateral winding in parallel to an upper turn to realize a stacked/interleaved transformer structure.
  • FIGS. 1 A- 1 H are diagrams associated with a first example implementation of a transformer structure 100 that includes a stacked and interleaved architecture.
  • the transformer structure 100 is integrated in a semiconductor device.
  • the transformer structure 100 can be used for realization of coils in a combiner, a splitter, or the like, included in a power amplifier or another type of circuit (e.g., a low noise amplifier) in which low insertion loss and/or high magnetic coupling is desired.
  • FIG. 1 A illustrates a two-dimensional (2D) plan view of the first example implementation of transformer structure 100
  • FIG. 1 B illustrates a three-dimensional (3D) view of the first example implementation of transformer structure 100
  • FIG. 1 C illustrates a 3D cross-section of the first example implementation of transformer structure 100
  • FIG. 1 D illustrates a 3D exploded view of the first example implementation of transformer structure 100 .
  • transformer structure 100 may include a first coil 102 having one or more turns and a second coil 104 having one or more turns.
  • the transformer structure 100 may include a first coil 102 and a second coil 104 , each with a single turn.
  • the first coil 102 and/or the second coil 104 can have multiple turns, and the number of turns of the first coil 102 need not match the number of turns of the second coil 104 .
  • the first coil 102 is a primary coil of the transformer structure 100 and the second coil 104 is a secondary coil of the transformer structure 100 .
  • the first coil 102 is a secondary coil of the transformer structure 100 and the second coil 104 is a primary coil of the transformer structure 100 .
  • a turn of the first coil 102 overlaps a turn of the second coil 104 in a lateral direction substantially along the turn of the first coil 102 and in a vertical direction substantially along the turn of the first coil 102 .
  • a turn of the first coil 102 overlaps a turn of the second coil 104 in the lateral direction along more than a quarter of the turn (i.e., 25% of a length of the turn) of the first coil 102 and overlaps the turn of the second coil 104 in the vertical direction along more than a quarter of the turn of the first coil 102 .
  • the overlap in the lateral direction is provided by a first portion 102 a of the first coil 102
  • the overlap in the vertical direction is provided by a second portion 102 b of the first coil 102 .
  • the first coil 102 is an outer coil of the transformer structure 100 and the second coil 104 is an inner coil of the transformer structure 100 .
  • the first coil 102 may be the inner coil of the transformer structure 100 and the second coil 104 may be the inner coil of the transformer structure 100 .
  • the second portion 102 b extends outward (e.g., from the inner coil toward the outer coil) rather than inward (e.g., from the outer coil toward the inner coil) as shown in the first example implementation of the transformer structure 100 .
  • the first portion 102 a is formed from a first metal layer (e.g., a thick metal layer) of a metal stack and the second portion 102 b is formed from a second metal layer (e.g., a thin metal layer, a metal layer that is second from the top) of the metal stack.
  • the first portion 102 a can be connected to the second portion 102 b substantially along the turn of the first coil 102 through a via structure 102 c between the first metal layer and the second metal layer.
  • the second coil 104 is formed from the first metal layer.
  • the first coil 102 is realized in the first metal layer and in the second metal layer (e.g., such that the first coil 102 extends below the second coil 104 ), while the second coil 104 is realized in the first metal layer.
  • the first coil 102 is realized in the first metal layer and in the second metal layer (e.g., such that the first coil 102 extends below the second coil 104 ), while the second coil 104 is realized in the first metal layer.
  • the parallel metal path on the first coil 102 may cause a difference between a Q factor of the first coil 102 and the second coil 104 .
  • having equal Q factor on both the primary and secondary coils is not required.
  • the Q factor of a primary coil and a secondary coil in a conventional transformer structure layout are different in many cases.
  • the stacked/interleaved architecture of transformer structure 100 may not only not increase this difference in the Q factor, but may help to restore balance between the Q factors of the first coil 102 and the second coil 104 .
  • the stacked/interleaved transformer structure may have an increased parasitic capacitance that shifts a self-resonance frequency (SRF) by a small amount (e.g., on the order of a few gigahertz).
  • SRF self-resonance frequency
  • the SRF is typically far beyond a frequency of operation of the transformer structure 100 and, therefore, such a shift in does not significantly impact performance of the transformer structure 100 .
  • FIGS. 1 E- 1 H are diagrams illustrating examples of simulated improvements in transformer performance parameters provided by the first example implementation of the transformer structure 100 (e.g., in which the first coil 102 is the outer coil and the second coil 104 is the inner coil).
  • the first coil 102 is the secondary coil and the second coil 104 is the primary coil.
  • lines corresponding to performance parameters of the first example implementation of the transformer structure 100 are labeled with “TS 100 ,” and lines corresponding to performance parameters of a conventional transformer structure (a transformer structure having an interleaved structure only) are labeled with “ILTS.”
  • FIG. 1 E illustrates an improvement in insertion loss provided by the first example implementation of transformer structure 100 .
  • the first example implementation of the transformer structure 100 may reduce insertion loss by approximately 0.18 decibels (dB) as compared to the conventional transformer structure.
  • dB decibels
  • FIG. 1 F illustrates an improvement in a coupling coefficient (K) provided by the first example implementation of transformer structure 100 .
  • the first example implementation of the transformer structure 100 may increase the coupling coefficient by approximately 0.06 (i.e., by approximately 9%) as compared to the conventional transformer structure.
  • FIG. 1 G illustrates an improvement in Q factor matching of the primary and secondary coils provided by the first example implementation of transformer structure 100 .
  • the Q factor of the primary coil of the first example implementation of transformer structure 100 is identified as “TS 100 P ”
  • the Q factor of the secondary coil of the first example implementation of transformer structure 100 is identified as “TS 100 S ”
  • the Q factor of the primary coil of the conventional transformer structure is identified as “ILTS P ”
  • the Q factor of the secondary coil of the conventional transformer structure is identified as “ILTS S .”
  • the Q factors of the primary and secondary coils of the first example implementation of transformer structure 100 are more closely matched than the Q factors of the primary and secondary coils of the conventional transformer structure.
  • FIG. 1 H illustrates an impact on inductance of the first example implementation of transformer structure 100 .
  • the inductance of the primary coil of the first example implementation of transformer structure 100 is identified as “TS 100 P ”
  • the inductance of the secondary coil of the first example implementation of transformer structure 100 is identified as “TS 100 S ”
  • the inductance of the primary coil of the conventional transformer structure is identified as “ILTS P ”
  • the inductance of the secondary coil of the conventional transformer structure is identified as “ILTS S .”
  • the inductance of the secondary coil of the first example implementation of the transformer structure 100 may be lower than the inductance of the secondary coil of the conventional transformer structure.
  • the primary and secondary coils of the first example implementation of transformer structure 100 are more closely matched than the inductance of the primary and secondary coils of the conventional transformer structure.
  • FIGS. 1 A- 1 H are provided as examples. Other examples may differ from what is described with regard to FIGS. 1 A- 1 H .
  • the number and arrangement of coils, turns, and layers shown in FIGS. 1 A- 1 H are provided as an example. In practice, there may be additional turns, additional layers, fewer turns, fewer layers, different coils, different turns, different layers, differently shaped coils, differently shaped turns, differently shaped layers, differently arranged coils, differently arranged turns, or differently arranged layers than those shown in FIGS. 1 A- 1 H . Further, the dimensions of coils, turns, and layers shown in FIGS. 1 A- 1 H are provided as an example. In practice, the coils, turns, and/or layers may have different dimensions or different relative dimensions than those shown in FIGS. 1 A- 1 H .
  • FIGS. 2 A- 2 D are diagrams illustrating improvements in transformer performance parameters provided by a second example implementation of the transformer structure 100 .
  • the first coil 102 is the inner coil and the second coil 104 is the outer coil (e.g., such that the second portion 102 b of the first coil 102 extends outward beneath the second coil 104 ).
  • the first coil 102 is the primary coil and the second coil 104 is the secondary coil.
  • lines corresponding to performance parameters of the second example implementation of the transformer structure 100 are labeled with “TS 100 ,” and lines corresponding to performance parameters of a conventional transformer structure (a transformer structure having an interleaved structure only) are labeled with “ILTS.”
  • FIG. 2 A illustrates an improvement in insertion loss provided by the second example implementation of transformer structure 100 .
  • the second example implementation of the transformer structure 100 may reduce insertion loss by approximately 0.30 dB as compared to the conventional transformer structure.
  • FIG. 2 B illustrates an improvement in a coupling coefficient provided by the second example implementation of transformer structure 100 .
  • the second example implementation of the transformer structure 100 may increase the coupling coefficient by approximately 0.07 (i.e., by approximately 10%) as compared to the conventional transformer structure.
  • FIG. 2 C illustrates a change in Q factor of the primary and secondary coils provided by the second example implementation of transformer structure 100 .
  • the Q factor of the primary coil of the second example implementation of transformer structure 100 is identified as “TS 100 P ”
  • the Q factor of the secondary coil of the second example implementation of transformer structure 100 is identified as “TS 100 S ”
  • the Q factor of the primary coil of the conventional transformer structure is identified as “ILTS P ”
  • the Q factor of the secondary coil of the conventional transformer structure is identified as “ILTS S .”
  • a difference in the Q factors of the primary and secondary coils of the second example implementation of transformer structure 100 may, at most frequencies, be larger than a difference between the Q factors of the primary and secondary coils of the conventional transformer structure.
  • the difference between the Q factors associated with the second example implementation of the transformer structure 100 may be designed so as to provide a desired difference in Q factors.
  • FIG. 2 D illustrates an impact on inductance of the second example implementation of transformer structure 100 .
  • the inductance of the primary coil of the second example implementation of transformer structure 100 is identified as “TS 100 P ”
  • the inductance of the secondary coil of the second example implementation of transformer structure 100 is identified as “TS 100 S ”
  • the inductance of the primary coil of the conventional transformer structure is identified as “ILTS P ”
  • the inductance of the secondary coil of the conventional transformer structure is identified as “ILTS S .”
  • the inductance of the primary coil of the second example implementation of the transformer structure may be lower than that of the primary coil of the conventional transformer structure across a range of operation, and the inductance of the secondary coil of the second example implementation of the transformer structure 100 may be lower than the inductance of the secondary coil of the conventional transformer structure across a majority of the range of operation.
  • FIGS. 2 A- 2 D are provided as examples. Other examples may differ from what is described with regard to FIGS. 2 A- 2 D .
  • FIGS. 3 A- 3 J are diagrams associated with a third example implementation of the transformer structure 100 .
  • the third example implementation of the transformer structure 100 is a 2 : 1 transformer.
  • FIG. 3 A illustrates a 2D plan view of the third example implementation of transformer structure 100
  • FIG. 3 B illustrates a 3D view of the third example implementation of transformer structure 100
  • FIG. 3 C illustrates a 3D cross-section of the third example implementation of transformer structure 100
  • FIG. 3D illustrates a 3D exploded view of the third example implementation of transformer structure 100 .
  • FIGS. 3 A -3D show half of a 1:2 power combiner.
  • transformer structure 100 may include a first coil 102 having one or more turns and a second coil 104 having one or more turns, as described above.
  • the transformer structure 100 may include a first coil 102 having one turn, and a second coil 104 having two turns.
  • a turn of the first coil 102 overlaps a turn of the second coil 104 in a lateral direction substantially along the turn of the first coil 102 and in a vertical direction substantially along the turn of the first coil 102 .
  • the overlap in the lateral direction is provided by a first portion 102 a of the first coil 102
  • the overlap in the vertical direction is provided by a second portion 102 b of the first coil 102 .
  • the first coil 102 is a middle coil of the transformer structure 100 and the second coil 104 comprises an inner coil (forming a first turn) and an outer coil (forming a second turn) of the transformer structure 100 .
  • the second portion 102 b extends outward toward the outer coil of the second coil 104 in the third example implementation.
  • the second portion 102 b of the first coil 102 may extends inward (e.g., beneath the inner coil of the second coil 104 ).
  • FIGS. 3 E- 3 J are diagrams illustrating examples of simulated improvements in transformer performance parameters provided by the third example implementation of the transformer structure 100 (e.g., a combiner).
  • the first coil 102 is the secondary coil and the second coil 104 is the primary coil.
  • lines corresponding to performance parameters of the third example implementation of the transformer structure 100 are labeled with “TS 100 ,” and lines corresponding to performance parameters of a conventional combiner transformer structure (a transformer structure having an interleaved structure only) are labeled with “ILTS.”
  • FIG. 3 E illustrates an improvement in insertion loss provided by the third example implementation of transformer structure 100 .
  • the third example implementation of the transformer structure 100 may reduce insertion loss by approximately 0.14 dB as compared to the conventional combiner transformer structure.
  • FIG. 3 F illustrates an improvement in a coupling coefficient provided by the third example implementation of transformer structure 100 .
  • the third example implementation of the transformer structure 100 may increase the coupling coefficient by approximately 8% as compared to the conventional combiner transformer structure.
  • FIG. 3 G illustrates an improvement in Q factor matching of the primary and secondary coils provided by the third example implementation of transformer structure 100 .
  • the Q factor of the primary coil of the third example implementation of transformer structure 100 is identified as “TS 100 P ”
  • the Q factor of the secondary coil of the third example implementation of transformer structure 100 is identified as “TS 100 S ”
  • the Q factor of the primary coil of the conventional combiner transformer structure is identified as “ILTS P ”
  • the Q factor of the secondary coil of the conventional combiner transformer structure is identified as “ILTS S .”
  • the Q factors of the primary and secondary coils of the third example implementation of transformer structure 100 are more closely matched than the Q factors of the primary and secondary coils of the conventional combiner transformer structure.
  • FIG. 3 H illustrates an impact on inductance of the third example implementation of transformer structure 100 .
  • the inductance of the primary coil of the third example implementation of transformer structure 100 is identified as “TS 100 P ”
  • the inductance of the secondary coil of the third example implementation of transformer structure 100 is identified as “TS 100 S ”
  • the inductance of the primary coil of the conventional combiner transformer structure is identified as “ILTS P ”
  • the inductance of the secondary coil of the conventional combiner transformer structure is identified as “ILTS S .”
  • the inductance of the secondary coil of the third example implementation of the transformer structure 100 may be lower than the inductance of the secondary coil of the conventional combiner transformer structure.
  • FIG. 3 I illustrates an impact on scattering parameters a power amplifier that uses the third example implementation of transformer structure 100 .
  • scattering parameters S 21 , S 11 , and S 22 of the power amplifier that uses the third example implementation of transformer structure 100 are dashed lines labeled with “TS 100 ,” while scattering parameters S 21 , S 11 , and S 22 of a power amplifier that uses the conventional combiner transformer structure are solid lines labeled with “ILTS.”
  • ILTS scattering parameters of the power amplifier that uses the third example implementation of transformer structure 100 do not differ significantly from the scattering parameters of the power amplifier that uses the conventional combiner transformer structure.
  • FIG. 3 J illustrates an improvement in output power and power-added efficiency (PAE) of a power amplifier that uses the third example implementation of transformer structure 100 .
  • the output power of the power amplifier that uses the third example implementation of transformer structure 100 is identified as “TS 100 Pout ”
  • the PAE of the power amplifier that uses the third example implementation of transformer structure 100 is identified as “TS 100 PAE ”
  • the output power of a power amplifier that uses the conventional combiner transformer structure is identified as “ILTS Pout ”
  • the PAE of the power amplifier that uses the conventional combiner transformer structure is identified as “ILTS SAE .”
  • FIG. 3 J illustrates an improvement in output power and power-added efficiency (PAE) of a power amplifier that uses the third example implementation of transformer structure 100 .
  • TS 100 Pout the PAE of the power amplifier that uses the third example implementation of transformer structure 100
  • the output power of a power amplifier that uses the conventional combiner transformer structure is identified as “ILTS Pout ”
  • both the output power and the PAE are higher than those of the power amplifier that uses the conventional combiner transformer structure.
  • both output power and PAE are improved in the power amplifier that uses the third example implementation of transformer structure 100 as illustrated in FIG. 3 J ).
  • FIGS. 3 A- 3 J are provided as examples. Other examples may differ from what is described with regard to FIGS. 3 A- 3 J .
  • the number and arrangement of coils, turns, and layers shown in FIGS. 3 A- 3 J are provided as an example. In practice, there may be additional turns, additional layers, fewer turns, fewer layers, different coils, different turns, different layers, differently shaped coils, differently shaped turns, differently shaped layers, differently arranged coils, differently arranged turns, or differently arranged layers than those shown in FIGS. 3 A- 3 J . Further, the dimensions of coils, turns, and layers shown in FIGS. 3 A- 3 J are provided as an example. In practice, the coils, turns, and/or layers may have different dimensions or different relative dimensions than those shown in FIGS. 3 A- 3 J .
  • FIG. 4 is a flow chart of an example process 400 for providing a stacked/interleaved transformer structure, as described herein.
  • process 400 may include forming a first coil having at least one turn (block 410 ).
  • a first coil having at least one turn may be formed, as described above.
  • process 400 may include forming a second coil having at least one turn, where a first portion of a turn of the first coil is formed to overlap a turn of the second coil in a first direction substantially along the first portion of the turn of the first coil, and a second portion of the turn of the first coil is formed to overlap the turn of the second coil in a second direction substantially along the second portion of the turn of the first coil (block 420 ).
  • a second coil having at least one turn may be formed, as described above.
  • a first portion of a turn of the first coil is formed to overlap a turn of the second coil in a first direction substantially along the first portion of the turn of the first coil.
  • a second portion of the turn of the first coil is formed to overlap the turn of the second coil in a second direction substantially along the second portion of the turn of the first coil.
  • the second direction is perpendicular to the first direction.
  • Process 400 may include additional implementations, such as any single implementation or any combination of implementations described below and/or in connection with one or more other processes described elsewhere herein.
  • the first coil and the second coil are integrated in a semiconductor device.
  • the first portion of the turn of the first coil is formed to overlap the turn of the second coil in the first direction along at least a quarter of the turn of the first coil and the second portion of the turn of the first coil is formed to overlap the turn of the second coil in the second direction along the at least the quarter of the turn of the first coil.
  • the first coil is a primary coil of a transformer structure and the second coil is a secondary coil of the transformer structure.
  • the first coil is a secondary coil of a transformer structure and the second coil is a primary coil of the transformer structure.
  • the first portion of the turn of the first coil is formed from a first metal layer of a metal stack and the second portion of the turn of the first coil is formed from a second metal layer of the metal stack, the first portion of the turn of the first coil being connected to the second portion of the turn of the first coil substantially along the turn of the first coil.
  • the second coil is formed from the first metal layer.
  • process 400 may include additional blocks, fewer blocks, different blocks, or differently arranged blocks than those depicted in FIG. 4 . Additionally, or alternatively, two or more of the blocks of process 400 may be performed in parallel.
  • component is intended to be broadly construed as hardware, firmware, and/or a combination of hardware and software.
  • the terms “has,” “have,” “having,” or the like are intended to be open-ended terms. Further, the phrase “based on” is intended to mean “based, at least in part, on” unless explicitly stated otherwise. Also, as used herein, the term “or” is intended to be inclusive when used in a series and may be used interchangeably with “and/or,” unless explicitly stated otherwise (e.g., if used in combination with “either” or “only one of”). Further, spatially relative terms, such as “below,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
  • the spatially relative terms are intended to encompass different orientations of the apparatus, device, and/or element in use or operation in addition to the orientation depicted in the figures.
  • the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Abstract

A transformer structure may include a first coil having one or more turns, and a second coil having one or more turns. A turn of the one or more turns of the first coil may overlap a turn of the one or more turns of the second coil in a lateral direction substantially along the turn of the first coil and in a vertical direction substantially along the turn of the first coil. In some implementations, the transformer structure may be integrated in a semiconductor device.

Description

BACKGROUND
Transformers and transformer-based components, such as power splitters, combiners, and the like, can be used in millimeter (mm) wave integrated circuit design. One important parameter in design of a transformer structure is insertion loss of a coil (e.g., a primary coil, a secondary coil), which has a direct impact on an output power of a transmitter and/or a noise figure of a receiver. One type of transform structure is a stacked transformer structure. A stacked transformer structure relies on vertical (i.e., transverse) coupling between coils located primarily in different planes. Another type of transformer structure is an interleaved transformer structure. An interleaved transformer structure (also referred to as a planar transformer structure) relies on lateral (i.e., side) coupling between coils located primarily in the same plane.
SUMMARY
According to some possible implementations, a transformer structure may include a first coil having one or more turns; and a second coil having one or more turns, wherein a turn of the one or more turns of the first coil overlaps a turn of the one or more turns of the second coil in a lateral direction substantially along the turn of the first coil and in a vertical direction substantially along the turn of the first coil.
According to some possible implementations, a method may include forming a first coil having at least one turn; and forming a second coil having at least one turn, wherein a first portion of a turn of the first coil is formed to overlap a turn of the second coil in a first direction substantially along the first portion of the turn of the first coil, and wherein a second portion of the turn of the first coil is formed to overlap the turn of the second coil in a second direction substantially along the second portion of the turn of the first coil, wherein the second direction is perpendicular to the first direction.
According to some possible implementations, a semiconductor device may include a transformer structure including a first coil having one or more turns; and a second coil having one or more turns, wherein a turn of the one or more turns of the first coil overlaps a turn of the one or more turns of the second coil in a lateral direction and in a vertical direction substantially along the turn of the first coil.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A-1H are diagrams associated with a first example implementation of a transformer structure that includes a stacked and interleaved architecture, as described herein.
FIGS. 2A-2D are diagrams associated with a second example implementation of a transformer structure that includes a stacked and interleaved architecture, as described herein.
FIGS. 3A-3J are diagrams associated with a third example implementation of a transformer structure that includes a stacked and interleaved architecture, as described herein.
FIG. 4 a flow chart of an example process for providing a transformer structure having a stacked and interleaved architecture, as described herein.
 DETAILED DESCRIPTION
The following detailed description of example implementations refers to the accompanying drawings. The same reference numbers in different drawings may identify the same or similar elements.
One factor that determines an amount of insertion loss of a transformer structure is coupling between a primary coil of the transformer structure and a secondary coil of the transformer structure. As a frequency of operation in which a transformer structure is used increases (e.g., to mm-wave frequencies and higher), a size of the transformer structure becomes smaller, which makes achieving a high coupling coefficient, and therefore low insertion loss, more difficult. Prior techniques for reducing insertion loss in a transformer structure include using a stacked structure, or an interleaved structure (e.g., with at least a required minimum spacing between transformer turns). Other options may also be possible, such as the use of a specially designed layout (e.g., a quadrafilar combiner), or a design based on differently sized transformer structures.
Generally, a manufacturing technology that provides a metal stack with two thick metal layers (e.g., having thicknesses equal to or greater than approximately 1 micron (μm)) is used for fabricating mm-wave integrated circuits. However, in some cases, a manufacturing technology may provide a metal stack having only a single thick metal layer. In such a case, a stacked structure is not feasible (e.g., since the stacked structure requires at least two thick metal layers to form the primary and secondary coils), and so an interleaved structure (e.g., in which the primary and secondary coils are formed on the single thick metal layer) is the typical candidate for realizing a transformer structure. A quality (Q) factor and electro-migration aspects benefit from the use of an interleaved structure. However, due to minimum spacing requirements (e.g., for an amount of space between turns of the coils), a transformer structure with an interleaved design cannot achieve low insertion loss for a certain primary and secondary inductance because the required spacing limits an achievable coupling between coils of the transformer structure.
Some implementations described herein provide a transformer structure having a stacked and interleaved design. In some implementations, a transformer structure with the stacked and interleaved design (herein referred to as stacked/interleaved transformer structure) may have a first coil and a second coil, where a turn of the first coil overlaps a turn of the second coil in both a lateral direction substantially along the turn of the first coil (e.g., to provide lateral coupling substantially along the turn of the first coil) and in a vertical direction substantially along the turn of the first coil (e.g., to provide vertical coupling substantially along the turn of the first coil).
In some implementations, the stacked/interleaved transformer structure reduces insertion loss and increases coupling coefficient between the primary coil and the secondary coil (e.g., as compared to a stacked structure alone, as compared to an interleaved structure alone). That is, by employing a combination of interleaved and stacked architectures, the stacked/interleaved transformer structure may gain advantages of both the stacked approach and the interleaved approach. Additionally, the stacked/interleaved transformer structure design described herein does not impact a size or a general structure of the primary or secondary coils, meaning that the stacked/interleaved transformer structure can be readily integrated into current integrated circuit designs. In some implementations, when used in a radar transceiver system, the stacked/interleaved transformer structure described herein may increase an output power of a transmitter and decrease a noise figure of a low noise amplifier, both of which impact a signal-to-noise ratio (SNR) of the radar transceiver system, meaning that the stacked/interleaved transformer structure can improve quality of a radar image.
In some implementations, the stacked/interleaved transformer structure includes an interleaved structure in which both the primary and secondary coils are formed on a thick metal layer. Further the stacked/interleaved transformer structure includes a stacked structure using an additional winding geometry, connected to either the primary coil or the secondary coil, that is formed on a thin (e.g., having a thickness that is less than approximately 1 μm) metal layer below the thick metal layer. Here, the combination of the stacked and interleaved architectures increases coupling between the primary and secondary coils.
Notably, the stacked/interleaved transformer structure may be particularly useful when a manufacturing technology provides a metal stack having a single thick metal layer. However, the stacked/interleaved transformer structure can be used in other scenarios, such as when a manufacturing technology provides a metal stack with two thick metal layers, and still provide the benefits described above. For example, when the manufacturing technology provides a metal stack with two thick metal layers, a coupling coefficient of the transformer structure can be increased by including a lateral winding in parallel to an upper turn to realize a stacked/interleaved transformer structure.
FIGS. 1A-1H are diagrams associated with a first example implementation of a transformer structure 100 that includes a stacked and interleaved architecture. In some implementations, the transformer structure 100 is integrated in a semiconductor device. In some implementations, the transformer structure 100 can be used for realization of coils in a combiner, a splitter, or the like, included in a power amplifier or another type of circuit (e.g., a low noise amplifier) in which low insertion loss and/or high magnetic coupling is desired.
FIG. 1A illustrates a two-dimensional (2D) plan view of the first example implementation of transformer structure 100, FIG. 1B illustrates a three-dimensional (3D) view of the first example implementation of transformer structure 100, FIG. 1C illustrates a 3D cross-section of the first example implementation of transformer structure 100, and FIG. 1D illustrates a 3D exploded view of the first example implementation of transformer structure 100.
In some implementations, transformer structure 100 may include a first coil 102 having one or more turns and a second coil 104 having one or more turns. For example, as shown in FIGS. 1A-1D, the transformer structure 100 may include a first coil 102 and a second coil 104, each with a single turn. Notably, in other implementations, the first coil 102 and/or the second coil 104 can have multiple turns, and the number of turns of the first coil 102 need not match the number of turns of the second coil 104. In some implementations, the first coil 102 is a primary coil of the transformer structure 100 and the second coil 104 is a secondary coil of the transformer structure 100. Alternatively, in some implementations, the first coil 102 is a secondary coil of the transformer structure 100 and the second coil 104 is a primary coil of the transformer structure 100.
In some implementations, to provide the stacked and interleaved structure, a turn of the first coil 102 overlaps a turn of the second coil 104 in a lateral direction substantially along the turn of the first coil 102 and in a vertical direction substantially along the turn of the first coil 102. For example, in some implementations, a turn of the first coil 102 overlaps a turn of the second coil 104 in the lateral direction along more than a quarter of the turn (i.e., 25% of a length of the turn) of the first coil 102 and overlaps the turn of the second coil 104 in the vertical direction along more than a quarter of the turn of the first coil 102. In some implementations, as indicated in the cross-section of FIG. 1C, the overlap in the lateral direction is provided by a first portion 102 a of the first coil 102, while the overlap in the vertical direction is provided by a second portion 102 b of the first coil 102.
Notably, in the first example implementation, the first coil 102 is an outer coil of the transformer structure 100 and the second coil 104 is an inner coil of the transformer structure 100. However, in another implementation, the first coil 102 may be the inner coil of the transformer structure 100 and the second coil 104 may be the inner coil of the transformer structure 100. In such a case, the second portion 102 b extends outward (e.g., from the inner coil toward the outer coil) rather than inward (e.g., from the outer coil toward the inner coil) as shown in the first example implementation of the transformer structure 100.
In some implementations, the first portion 102 a is formed from a first metal layer (e.g., a thick metal layer) of a metal stack and the second portion 102 b is formed from a second metal layer (e.g., a thin metal layer, a metal layer that is second from the top) of the metal stack. Here, as illustrated in FIG. 1C, the first portion 102 a can be connected to the second portion 102 b substantially along the turn of the first coil 102 through a via structure 102 c between the first metal layer and the second metal layer. In some implementations, the second coil 104 is formed from the first metal layer. In the first example implementation of transformer structure 100, the first coil 102 is realized in the first metal layer and in the second metal layer (e.g., such that the first coil 102 extends below the second coil 104), while the second coil 104 is realized in the first metal layer. As a result of this stacked and interleaved structure, there will be lateral coupling and vertical coupling between the first coil 102 and the second coil 104 substantially along the turn of the first coil 102. Furthermore, extension of the first coil 102 below the second coil 104 improves isolation of the second coil 104 from a substrate, while causing increasing coupling between the first coil 102 and the substrate.
Notably, addition of the parallel metal path on the first coil 102 (i.e., the second portion 102 b) may cause a difference between a Q factor of the first coil 102 and the second coil 104. However, in many applications, having equal Q factor on both the primary and secondary coils is not required. Furthermore, due to underpasses that are needed by the layout of the coil, the Q factor of a primary coil and a secondary coil in a conventional transformer structure layout are different in many cases. In some cases, the stacked/interleaved architecture of transformer structure 100 may not only not increase this difference in the Q factor, but may help to restore balance between the Q factors of the first coil 102 and the second coil 104. Further, the stacked/interleaved transformer structure may have an increased parasitic capacitance that shifts a self-resonance frequency (SRF) by a small amount (e.g., on the order of a few gigahertz). However, the SRF is typically far beyond a frequency of operation of the transformer structure 100 and, therefore, such a shift in does not significantly impact performance of the transformer structure 100.
FIGS. 1E-1H are diagrams illustrating examples of simulated improvements in transformer performance parameters provided by the first example implementation of the transformer structure 100 (e.g., in which the first coil 102 is the outer coil and the second coil 104 is the inner coil). In the examples associated with FIGS. 1E-1H, the first coil 102 is the secondary coil and the second coil 104 is the primary coil. In FIGS. 1E-1H, lines corresponding to performance parameters of the first example implementation of the transformer structure 100 are labeled with “TS100,” and lines corresponding to performance parameters of a conventional transformer structure (a transformer structure having an interleaved structure only) are labeled with “ILTS.”
FIG. 1E illustrates an improvement in insertion loss provided by the first example implementation of transformer structure 100. As shown in FIG. 1E, in a possible range of operation of transformer structure (e.g., between approximately 60 gigahertz (GHz) and approximately 100 GHz), the first example implementation of the transformer structure 100 may reduce insertion loss by approximately 0.18 decibels (dB) as compared to the conventional transformer structure.
FIG. 1F illustrates an improvement in a coupling coefficient (K) provided by the first example implementation of transformer structure 100. As shown in FIG. 1F, the first example implementation of the transformer structure 100 may increase the coupling coefficient by approximately 0.06 (i.e., by approximately 9%) as compared to the conventional transformer structure.
FIG. 1G illustrates an improvement in Q factor matching of the primary and secondary coils provided by the first example implementation of transformer structure 100. In FIG. 1G, the Q factor of the primary coil of the first example implementation of transformer structure 100 is identified as “TS100 P,” the Q factor of the secondary coil of the first example implementation of transformer structure 100 is identified as “TS100 S,” the Q factor of the primary coil of the conventional transformer structure is identified as “ILTSP,” and the Q factor of the secondary coil of the conventional transformer structure is identified as “ILTSS.” As shown in FIG. 1G, in the first example implementation of the transformer structure 100, the Q factors of the primary and secondary coils of the first example implementation of transformer structure 100 are more closely matched than the Q factors of the primary and secondary coils of the conventional transformer structure.
FIG. 1H illustrates an impact on inductance of the first example implementation of transformer structure 100. In FIG. 1H, the inductance of the primary coil of the first example implementation of transformer structure 100 is identified as “TS100 P,” the inductance of the secondary coil of the first example implementation of transformer structure 100 is identified as “TS100 S,” the inductance of the primary coil of the conventional transformer structure is identified as “ILTSP,” and the inductance of the secondary coil of the conventional transformer structure is identified as “ILTSS.” As shown in FIG. 1H, in the first example implementation of the transformer structure 100, the inductance of the secondary coil of the first example implementation of the transformer structure 100 may be lower than the inductance of the secondary coil of the conventional transformer structure. Further, as shown, the primary and secondary coils of the first example implementation of transformer structure 100 are more closely matched than the inductance of the primary and secondary coils of the conventional transformer structure.
As indicated above, FIGS. 1A-1H are provided as examples. Other examples may differ from what is described with regard to FIGS. 1A-1H. The number and arrangement of coils, turns, and layers shown in FIGS. 1A-1H are provided as an example. In practice, there may be additional turns, additional layers, fewer turns, fewer layers, different coils, different turns, different layers, differently shaped coils, differently shaped turns, differently shaped layers, differently arranged coils, differently arranged turns, or differently arranged layers than those shown in FIGS. 1A-1H. Further, the dimensions of coils, turns, and layers shown in FIGS. 1A-1H are provided as an example. In practice, the coils, turns, and/or layers may have different dimensions or different relative dimensions than those shown in FIGS. 1A-1H.
FIGS. 2A-2D are diagrams illustrating improvements in transformer performance parameters provided by a second example implementation of the transformer structure 100. In the second example implementation of the transformer structure 100, the first coil 102 is the inner coil and the second coil 104 is the outer coil (e.g., such that the second portion 102 b of the first coil 102 extends outward beneath the second coil 104). In the examples associated with FIGS. 2A-2D the first coil 102 is the primary coil and the second coil 104 is the secondary coil. In FIGS. 2A-2D, lines corresponding to performance parameters of the second example implementation of the transformer structure 100 are labeled with “TS100,” and lines corresponding to performance parameters of a conventional transformer structure (a transformer structure having an interleaved structure only) are labeled with “ILTS.”
FIG. 2A illustrates an improvement in insertion loss provided by the second example implementation of transformer structure 100. As shown in FIG. 2A, in a possible range of operation of transformer structure (e.g., between approximately 60 GHz and approximately 100 GHz), the second example implementation of the transformer structure 100 may reduce insertion loss by approximately 0.30 dB as compared to the conventional transformer structure.
FIG. 2B illustrates an improvement in a coupling coefficient provided by the second example implementation of transformer structure 100. As shown in FIG. 2B, the second example implementation of the transformer structure 100 may increase the coupling coefficient by approximately 0.07 (i.e., by approximately 10%) as compared to the conventional transformer structure.
FIG. 2C illustrates a change in Q factor of the primary and secondary coils provided by the second example implementation of transformer structure 100. In FIG. 2C, the Q factor of the primary coil of the second example implementation of transformer structure 100 is identified as “TS100 P,” the Q factor of the secondary coil of the second example implementation of transformer structure 100 is identified as “TS100 S,” the Q factor of the primary coil of the conventional transformer structure is identified as “ILTSP,” and the Q factor of the secondary coil of the conventional transformer structure is identified as “ILTSS.” As shown in FIG. 2C, in the second implementation of the transformer structure 100, a difference in the Q factors of the primary and secondary coils of the second example implementation of transformer structure 100 may, at most frequencies, be larger than a difference between the Q factors of the primary and secondary coils of the conventional transformer structure. In some implementations, the difference between the Q factors associated with the second example implementation of the transformer structure 100 may be designed so as to provide a desired difference in Q factors.
FIG. 2D illustrates an impact on inductance of the second example implementation of transformer structure 100. In FIG. 2D, the inductance of the primary coil of the second example implementation of transformer structure 100 is identified as “TS100 P,” the inductance of the secondary coil of the second example implementation of transformer structure 100 is identified as “TS100 S,” the inductance of the primary coil of the conventional transformer structure is identified as “ILTSP,” and the inductance of the secondary coil of the conventional transformer structure is identified as “ILTSS.” As shown in FIG. 2D, in the second example implementation of the transformer structure 100, the inductance of the primary coil of the second example implementation of the transformer structure may be lower than that of the primary coil of the conventional transformer structure across a range of operation, and the inductance of the secondary coil of the second example implementation of the transformer structure 100 may be lower than the inductance of the secondary coil of the conventional transformer structure across a majority of the range of operation.
As indicated above, FIGS. 2A-2D are provided as examples. Other examples may differ from what is described with regard to FIGS. 2A-2D.
FIGS. 3A-3J are diagrams associated with a third example implementation of the transformer structure 100. The third example implementation of the transformer structure 100 is a 2:1 transformer. FIG. 3A illustrates a 2D plan view of the third example implementation of transformer structure 100, FIG. 3B illustrates a 3D view of the third example implementation of transformer structure 100, FIG. 3C illustrates a 3D cross-section of the third example implementation of transformer structure 100, and FIG. 3D illustrates a 3D exploded view of the third example implementation of transformer structure 100. Notably, FIGS. 3A-3D show half of a 1:2 power combiner.
In some implementations, transformer structure 100 may include a first coil 102 having one or more turns and a second coil 104 having one or more turns, as described above. For example, as shown in FIGS. 3A-3D, the transformer structure 100 may include a first coil 102 having one turn, and a second coil 104 having two turns.
In some implementations, as described above, to provide the stacked and interleaved structure, a turn of the first coil 102 overlaps a turn of the second coil 104 in a lateral direction substantially along the turn of the first coil 102 and in a vertical direction substantially along the turn of the first coil 102. In some implementations, as indicated in the cross-section of FIG. 3C, the overlap in the lateral direction is provided by a first portion 102 a of the first coil 102, while the overlap in the vertical direction is provided by a second portion 102 b of the first coil 102.
Notably, in the third example implementation, the first coil 102 is a middle coil of the transformer structure 100 and the second coil 104 comprises an inner coil (forming a first turn) and an outer coil (forming a second turn) of the transformer structure 100. As shown, the second portion 102 b extends outward toward the outer coil of the second coil 104 in the third example implementation. However, in another implementation, the second portion 102 b of the first coil 102 may extends inward (e.g., beneath the inner coil of the second coil 104).
FIGS. 3E-3J are diagrams illustrating examples of simulated improvements in transformer performance parameters provided by the third example implementation of the transformer structure 100 (e.g., a combiner). In the examples associated with FIGS. 3E-3J, the first coil 102 is the secondary coil and the second coil 104 is the primary coil. In FIGS. 3E-3J, lines corresponding to performance parameters of the third example implementation of the transformer structure 100 are labeled with “TS100,” and lines corresponding to performance parameters of a conventional combiner transformer structure (a transformer structure having an interleaved structure only) are labeled with “ILTS.”
FIG. 3E illustrates an improvement in insertion loss provided by the third example implementation of transformer structure 100. As shown in FIG. 3E, in a possible range of operation of transformer structure (e.g., between approximately 60 GHz and approximately 100 GHz), the third example implementation of the transformer structure 100 may reduce insertion loss by approximately 0.14 dB as compared to the conventional combiner transformer structure.
FIG. 3F illustrates an improvement in a coupling coefficient provided by the third example implementation of transformer structure 100. As shown in FIG. 3F, the third example implementation of the transformer structure 100 may increase the coupling coefficient by approximately 8% as compared to the conventional combiner transformer structure.
FIG. 3G illustrates an improvement in Q factor matching of the primary and secondary coils provided by the third example implementation of transformer structure 100. In FIG. 3G, the Q factor of the primary coil of the third example implementation of transformer structure 100 is identified as “TS100 P,” the Q factor of the secondary coil of the third example implementation of transformer structure 100 is identified as “TS100 S,” the Q factor of the primary coil of the conventional combiner transformer structure is identified as “ILTSP,” and the Q factor of the secondary coil of the conventional combiner transformer structure is identified as “ILTSS.” As shown in FIG. 3G, in the third example implementation of the transformer structure 100, the Q factors of the primary and secondary coils of the third example implementation of transformer structure 100 are more closely matched than the Q factors of the primary and secondary coils of the conventional combiner transformer structure.
FIG. 3H illustrates an impact on inductance of the third example implementation of transformer structure 100. In FIG. 3H, the inductance of the primary coil of the third example implementation of transformer structure 100 is identified as “TS100 P,” the inductance of the secondary coil of the third example implementation of transformer structure 100 is identified as “TS100 S,” the inductance of the primary coil of the conventional combiner transformer structure is identified as “ILTSP,” and the inductance of the secondary coil of the conventional combiner transformer structure is identified as “ILTSS.” As shown in FIG. 3H, in the third example implementation of the transformer structure 100, the inductance of the secondary coil of the third example implementation of the transformer structure 100 may be lower than the inductance of the secondary coil of the conventional combiner transformer structure.
FIG. 3I illustrates an impact on scattering parameters a power amplifier that uses the third example implementation of transformer structure 100. In FIG. 3I, scattering parameters S21, S11, and S22 of the power amplifier that uses the third example implementation of transformer structure 100 are dashed lines labeled with “TS100,” while scattering parameters S21, S11, and S22 of a power amplifier that uses the conventional combiner transformer structure are solid lines labeled with “ILTS.” As shown in FIG. 3I, in the scattering parameters of the power amplifier that uses the third example implementation of transformer structure 100 do not differ significantly from the scattering parameters of the power amplifier that uses the conventional combiner transformer structure.
FIG. 3J illustrates an improvement in output power and power-added efficiency (PAE) of a power amplifier that uses the third example implementation of transformer structure 100. In FIG. 3J, the output power of the power amplifier that uses the third example implementation of transformer structure 100 is identified as “TS100 Pout,” the PAE of the power amplifier that uses the third example implementation of transformer structure 100 is identified as “TS100 PAE,” the output power of a power amplifier that uses the conventional combiner transformer structure is identified as “ILTSPout,” and the PAE of the power amplifier that uses the conventional combiner transformer structure is identified as “ILTSSAE.” As shown in FIG. 3J, in the power amplifier that uses the third example implementation of the transformer structure 100, both the output power and the PAE are higher than those of the power amplifier that uses the conventional combiner transformer structure. Thus, without changing the frequency centering of the power amplifier (as illustrated by the scattering parameters in FIG. 3I) both output power and PAE are improved in the power amplifier that uses the third example implementation of transformer structure 100 as illustrated in FIG. 3J).
As indicated above, FIGS. 3A-3J are provided as examples. Other examples may differ from what is described with regard to FIGS. 3A-3J. The number and arrangement of coils, turns, and layers shown in FIGS. 3A-3J are provided as an example. In practice, there may be additional turns, additional layers, fewer turns, fewer layers, different coils, different turns, different layers, differently shaped coils, differently shaped turns, differently shaped layers, differently arranged coils, differently arranged turns, or differently arranged layers than those shown in FIGS. 3A-3J. Further, the dimensions of coils, turns, and layers shown in FIGS. 3A-3J are provided as an example. In practice, the coils, turns, and/or layers may have different dimensions or different relative dimensions than those shown in FIGS. 3A-3J.
FIG. 4 is a flow chart of an example process 400 for providing a stacked/interleaved transformer structure, as described herein.
As shown in FIG. 4 , process 400 may include forming a first coil having at least one turn (block 410). For example, a first coil having at least one turn may be formed, as described above.
As further shown in FIG. 4 , process 400 may include forming a second coil having at least one turn, where a first portion of a turn of the first coil is formed to overlap a turn of the second coil in a first direction substantially along the first portion of the turn of the first coil, and a second portion of the turn of the first coil is formed to overlap the turn of the second coil in a second direction substantially along the second portion of the turn of the first coil (block 420). For example, a second coil having at least one turn may be formed, as described above. In some implementations, a first portion of a turn of the first coil is formed to overlap a turn of the second coil in a first direction substantially along the first portion of the turn of the first coil. In some implementations, a second portion of the turn of the first coil is formed to overlap the turn of the second coil in a second direction substantially along the second portion of the turn of the first coil. In some implementations, the second direction is perpendicular to the first direction.
Process 400 may include additional implementations, such as any single implementation or any combination of implementations described below and/or in connection with one or more other processes described elsewhere herein.
In a first implementation, the first coil and the second coil are integrated in a semiconductor device.
In a second implementation, alone or in combination with the first implementation, the first portion of the turn of the first coil is formed to overlap the turn of the second coil in the first direction along at least a quarter of the turn of the first coil and the second portion of the turn of the first coil is formed to overlap the turn of the second coil in the second direction along the at least the quarter of the turn of the first coil.
In a third implementation, alone or in combination with one or more of the first and second implementations, the first coil is a primary coil of a transformer structure and the second coil is a secondary coil of the transformer structure.
In a fourth implementation, alone or in combination with one or more of the first through third implementations, the first coil is a secondary coil of a transformer structure and the second coil is a primary coil of the transformer structure.
In a fifth implementation, alone or in combination with one or more of the first through fourth implementations, the first portion of the turn of the first coil is formed from a first metal layer of a metal stack and the second portion of the turn of the first coil is formed from a second metal layer of the metal stack, the first portion of the turn of the first coil being connected to the second portion of the turn of the first coil substantially along the turn of the first coil.
In a sixth implementation, alone or in combination with one or more of the first through fifth implementations, the second coil is formed from the first metal layer.
Although FIG. 4 shows example blocks of process 400, in some implementations, process 400 may include additional blocks, fewer blocks, different blocks, or differently arranged blocks than those depicted in FIG. 4 . Additionally, or alternatively, two or more of the blocks of process 400 may be performed in parallel.
The foregoing disclosure provides illustration and description, but is not intended to be exhaustive or to limit the implementations to the precise form disclosed. Modifications and variations may be made in light of the above disclosure or may be acquired from practice of the implementations.
As used herein, the term “component” is intended to be broadly construed as hardware, firmware, and/or a combination of hardware and software.
It will be apparent that systems and/or methods described herein may be implemented in different forms of hardware, firmware, or a combination of hardware and software. The actual specialized control hardware or software code used to implement these systems and/or methods is not limiting of the implementations. Thus, the operation and behavior of the systems and/or methods are described herein without reference to specific software code—it being understood that software and hardware can be designed to implement the systems and/or methods based on the description herein.
Even though particular combinations of features are recited in the claims and/or disclosed in the specification, these combinations are not intended to limit the disclosure of various implementations. In fact, many of these features may be combined in ways not specifically recited in the claims and/or disclosed in the specification. Although each dependent claim listed below may directly depend on only one claim, the disclosure of various implementations includes each dependent claim in combination with every other claim in the claim set.
No element, act, or instruction used herein should be construed as critical or essential unless explicitly described as such. Also, as used herein, the articles “a” and “an” are intended to include one or more items, and may be used interchangeably with “one or more.” Further, as used herein, the article “the” is intended to include one or more items referenced in connection with the article “the” and may be used interchangeably with “the one or more.” Furthermore, as used herein, the term “set” is intended to include one or more items (e.g., related items, unrelated items, a combination of related and unrelated items, etc.), and may be used interchangeably with “one or more.” Where only one item is intended, the phrase “only one” or similar language is used. Also, as used herein, the terms “has,” “have,” “having,” or the like are intended to be open-ended terms. Further, the phrase “based on” is intended to mean “based, at least in part, on” unless explicitly stated otherwise. Also, as used herein, the term “or” is intended to be inclusive when used in a series and may be used interchangeably with “and/or,” unless explicitly stated otherwise (e.g., if used in combination with “either” or “only one of”). Further, spatially relative terms, such as “below,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the apparatus, device, and/or element in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Claims (20)

What is claimed is:
1. A transformer structure, comprising:
a first coil having one or more turns; and
a second coil having one or more turns,
wherein a turn of the one or more turns of the first coil overlaps a turn of the one or more turns of the second coil in a lateral direction substantially along the turn of the first coil and in a vertical direction substantially along the turn of the first coil,
wherein the turn of the first coil overlaps the turn of the second coil in the lateral direction of a same portion of the turn of the second coil as the vertical direction such that a particular portion of the first coil extends outward beneath the second coil.
2. The transformer structure of claim 1, wherein the transformer structure is integrated in a semiconductor device.
3. The transformer structure of claim 1, wherein the turn of the first coil overlaps the turn of the second coil in the lateral direction and in the vertical direction along more than a quarter of the turn of the first coil.
4. The transformer structure of claim 1, wherein the first coil is a primary coil of the transformer structure and the second coil is a secondary coil of the transformer structure.
5. The transformer structure of claim 1, wherein the first coil is a secondary coil of the transformer structure and the second coil is a primary coil of the transformer structure.
6. The transformer structure of claim 1, wherein a first portion of the turn of the first coil is formed from a first metal layer of a metal stack and a second portion of the turn of the first coil is formed from a second metal layer of the metal stack, the first portion of the turn of the first coil being connected to the second portion of the turn of the first coil substantially along the turn of the first coil.
7. The transformer structure of claim 6, wherein the first portion of the turn of the first coil overlaps the turn of the second coil in the lateral direction and the second portion of the turn of the first coil overlaps the turn of the second coil in the vertical direction.
8. The transformer structure of claim 6, wherein the second coil is formed from the first metal layer.
9. The transformer structure of claim 6, wherein the first metal layer is connected to the second metal layer substantially along the turn of the first coil through a via structure between the first metal layer and the second metal layer.
10. A method, comprising:
forming a first coil having at least one turn; and
forming a second coil having at least one turn,
wherein a first portion of a turn of the first coil is formed to overlap a turn of the second coil in a first direction substantially along the first portion of the turn of the first coil, and
wherein a second portion of the turn of the first coil is formed to overlap the turn of the second coil in a second direction substantially along the second portion of the turn of the first coil,
wherein the second direction is perpendicular to the first direction,
wherein the turn of the first coil overlaps the turn of the second coil in the first direction of a same portion of the turn of the second coil as the second direction, and
wherein a particular portion of the first coil extends outward beneath the second coil.
11. The method of claim 10, wherein the first coil and the second coil are integrated in a semiconductor device.
12. The method of claim 10, wherein the first portion of the turn of the first coil is formed to overlap the turn of the second coil in the first direction along at least a quarter of the turn of the first coil and the second portion of the turn of the first coil is formed to overlap the turn of the second coil in the second direction along the at least the quarter of the turn of the first coil.
13. The method of claim 10, wherein the first coil is a primary coil of a transformer structure and the second coil is a secondary coil of the transformer structure.
14. The method of claim 10, wherein the first coil is a secondary coil of a transformer structure and the second coil is a primary coil of the transformer structure.
15. The method of claim 10, wherein the first portion of the turn of the first coil is formed from a first metal layer of a metal stack and the second portion of the turn of the first coil is formed from a second metal layer of the metal stack, the first portion of the turn of the first coil being connected to the second portion of the turn of the first coil substantially along the turn of the first coil.
16. The method of claim 15, wherein the second coil is formed from the first metal layer.
17. A semiconductor device comprising:
a transformer structure, including:
a first coil having one or more turns; and
a second coil having one or more turns,
wherein a turn of the one or more turns of the first coil overlaps a turn of the one or more turns of the second coil in a lateral direction and in a vertical direction substantially along the turn of the first coil,
wherein the turn of the first coil overlaps the turn of the second coil in the lateral direction of a same portion of the turn of the second coil as the vertical direction, and
wherein a particular portion of the first coil extends outward beneath the second coil.
18. The semiconductor device of claim 17, wherein the turn of the first coil overlaps the turn of the second coil in the lateral direction and in the vertical direction along at least a quarter of the turn of the first coil.
19. The semiconductor device of claim 17, wherein the first coil is a primary coil of the transformer structure and the second coil is a secondary coil of the transformer structure.
20. The semiconductor device of claim 17, wherein a first portion of the turn of the first coil is formed from a first metal layer of a metal stack, a second portion of the turn of the first coil is formed from a second metal layer of the metal stack, and the second coil is formed from the first metal layer substantially along the turn of the first coil.
US16/884,993 2020-05-27 2020-05-27 Stacked and interleaved transformer layout Active 2041-05-21 US11651887B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US16/884,993 US11651887B2 (en) 2020-05-27 2020-05-27 Stacked and interleaved transformer layout
DE102021112835.8A DE102021112835A1 (en) 2020-05-27 2021-05-18 STACKED AND NESTED TRANSFORMER LAYOUT
CN202110580266.8A CN113745200A (en) 2020-05-27 2021-05-26 Stacked and interleaved transformer layout

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16/884,993 US11651887B2 (en) 2020-05-27 2020-05-27 Stacked and interleaved transformer layout

Publications (2)

Publication Number Publication Date
US20210375522A1 US20210375522A1 (en) 2021-12-02
US11651887B2 true US11651887B2 (en) 2023-05-16

Family

ID=78509279

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/884,993 Active 2041-05-21 US11651887B2 (en) 2020-05-27 2020-05-27 Stacked and interleaved transformer layout

Country Status (3)

Country Link
US (1) US11651887B2 (en)
CN (1) CN113745200A (en)
DE (1) DE102021112835A1 (en)

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030001709A1 (en) 2001-06-29 2003-01-02 Visser Hendrik Arend Multiple-interleaved integrated circuit transformer
US20080284552A1 (en) 2007-05-18 2008-11-20 Chartered Semiconductor Manufacturing, Ltd. Integrated transformer and method of fabrication thereof
US20090066457A1 (en) 2007-09-06 2009-03-12 Nec Electronics Corporation Electronic device having transformer
US20090174515A1 (en) * 2008-01-08 2009-07-09 Dong Ho Lee Compact Multiple Transformers
US20100117737A1 (en) 2008-11-13 2010-05-13 Renesas Technology Corp. Rf power amplifier
US20100164667A1 (en) 2008-12-31 2010-07-01 Taiwan Semiconductor Manufacturing Co., Ltd. On-chip transformer balun structures
US20110043316A1 (en) 2008-01-08 2011-02-24 Ki Seok Yang Overlapping compact multiple transformers
US20110316657A1 (en) 2010-06-28 2011-12-29 Qualcomm Incorporated Three Dimensional Wire Bond Inductor and Transformer
US20120146741A1 (en) 2010-12-09 2012-06-14 Taiwan Semiconductor Manufacturing Co., Ltd. Transformer with bypass capacitor
US20120274434A1 (en) 2011-04-28 2012-11-01 Globalfoundries Singapore Pte. Ltd. Integrated transformer
US20140322435A1 (en) 2012-05-03 2014-10-30 Qualcomm Mems Technologies, Inc. Three-dimensional multilayer solenoid transformer
US20160027571A1 (en) * 2014-07-22 2016-01-28 Rfaxis, Inc. Ultra-high coupling factor monolithic transformers for integrated differential radio frequency amplifiers in system-on-chip devices
US20170287618A1 (en) 2016-03-30 2017-10-05 Stmicroelectronics Sa Power transformer of the symmetric-asymmetric type with a fully-balanced topology
US20170345559A1 (en) 2016-05-31 2017-11-30 Globalfoundries Inc. "Interleaved Transformer and Method of Making the Same"
EP3316266A1 (en) 2016-11-01 2018-05-02 Semiconductor Manufacturing International Corporation (Shanghai) Balun structure
CN112992493A (en) * 2019-12-16 2021-06-18 上海航空电器有限公司 Cross winding planar transformer structure
US20210217554A1 (en) * 2018-07-24 2021-07-15 Realtek Semiconductor Corp. Method of fabricating an inductor

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030001709A1 (en) 2001-06-29 2003-01-02 Visser Hendrik Arend Multiple-interleaved integrated circuit transformer
US20080284552A1 (en) 2007-05-18 2008-11-20 Chartered Semiconductor Manufacturing, Ltd. Integrated transformer and method of fabrication thereof
US20090066457A1 (en) 2007-09-06 2009-03-12 Nec Electronics Corporation Electronic device having transformer
US20090174515A1 (en) * 2008-01-08 2009-07-09 Dong Ho Lee Compact Multiple Transformers
US20110043316A1 (en) 2008-01-08 2011-02-24 Ki Seok Yang Overlapping compact multiple transformers
US20100117737A1 (en) 2008-11-13 2010-05-13 Renesas Technology Corp. Rf power amplifier
US20100164667A1 (en) 2008-12-31 2010-07-01 Taiwan Semiconductor Manufacturing Co., Ltd. On-chip transformer balun structures
US20110316657A1 (en) 2010-06-28 2011-12-29 Qualcomm Incorporated Three Dimensional Wire Bond Inductor and Transformer
US20120146741A1 (en) 2010-12-09 2012-06-14 Taiwan Semiconductor Manufacturing Co., Ltd. Transformer with bypass capacitor
US20120274434A1 (en) 2011-04-28 2012-11-01 Globalfoundries Singapore Pte. Ltd. Integrated transformer
US20140322435A1 (en) 2012-05-03 2014-10-30 Qualcomm Mems Technologies, Inc. Three-dimensional multilayer solenoid transformer
US20160027571A1 (en) * 2014-07-22 2016-01-28 Rfaxis, Inc. Ultra-high coupling factor monolithic transformers for integrated differential radio frequency amplifiers in system-on-chip devices
US20170287618A1 (en) 2016-03-30 2017-10-05 Stmicroelectronics Sa Power transformer of the symmetric-asymmetric type with a fully-balanced topology
US20170345559A1 (en) 2016-05-31 2017-11-30 Globalfoundries Inc. "Interleaved Transformer and Method of Making the Same"
EP3316266A1 (en) 2016-11-01 2018-05-02 Semiconductor Manufacturing International Corporation (Shanghai) Balun structure
US20210217554A1 (en) * 2018-07-24 2021-07-15 Realtek Semiconductor Corp. Method of fabricating an inductor
CN112992493A (en) * 2019-12-16 2021-06-18 上海航空电器有限公司 Cross winding planar transformer structure

Also Published As

Publication number Publication date
US20210375522A1 (en) 2021-12-02
DE102021112835A1 (en) 2021-12-02
CN113745200A (en) 2021-12-03

Similar Documents

Publication Publication Date Title
US7812701B2 (en) Compact multiple transformers
US7705704B2 (en) Inductor structure
KR101582106B1 (en) Balun transformer with improved harmonic supression
US11289252B2 (en) Inductor and EMI filter including the same
US11373795B2 (en) Transformer device
US7570129B2 (en) 3D MMIC balun and methods of making the same
USRE49317E1 (en) Transformer and method of manufacturing the same
Lee et al. A design method for microstrip directional couplers loaded with shunt inductors for directivity enhancement
US20060197629A1 (en) 3DB coupler
US10529483B2 (en) Resonant transformer with adjustable leakage inductance
JP2023030029A (en) Magnetic core, inductor, and emi filter including them
TWI608652B (en) Directional coupler and wireless communication device
EP2805338A1 (en) Wideband multilayer transmission line transformer
US11651887B2 (en) Stacked and interleaved transformer layout
Chin et al. A 24-GHz CMOS Butler Matrix MMIC for multi-beam smart antenna systems
JP2010109871A (en) Thin-film balun
US8373210B2 (en) Semiconductor device and semiconductor device manufacturing method
US11367560B2 (en) Inductor laid out on a multi-layer structure
US20180061569A1 (en) Methods of manufacture of an inductive component and an inductive component
JP2011193093A (en) Transmission line device using magnetic thin film
JP2011015082A (en) Thin-film balun
US7274268B2 (en) Balun with structural enhancements
Wang et al. A compact spiral‐coupled directional coupler for a mobile RFID reader via integrated passive technology
US11848290B2 (en) Semiconductor structure
CN116206873A (en) Transformer

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HADIPOUR ABKENAR, KAMBIZ;DECHANT, MARTIN;REEL/FRAME:052766/0012

Effective date: 20200527

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STCF Information on status: patent grant

Free format text: PATENTED CASE