US11600611B2 - Electronic device including high electron mobility transistors and a resistor and a method of using the same - Google Patents
Electronic device including high electron mobility transistors and a resistor and a method of using the same Download PDFInfo
- Publication number
- US11600611B2 US11600611B2 US16/949,735 US202016949735A US11600611B2 US 11600611 B2 US11600611 B2 US 11600611B2 US 202016949735 A US202016949735 A US 202016949735A US 11600611 B2 US11600611 B2 US 11600611B2
- Authority
- US
- United States
- Prior art keywords
- electrode
- source
- gate
- drain
- electron mobility
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 21
- 230000004224 protection Effects 0.000 claims description 24
- 230000004888 barrier function Effects 0.000 claims description 16
- 230000004044 response Effects 0.000 claims description 7
- 239000008186 active pharmaceutical agent Substances 0.000 claims 2
- 239000000463 material Substances 0.000 description 22
- 239000000203 mixture Substances 0.000 description 11
- 230000007423 decrease Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 230000008878 coupling Effects 0.000 description 6
- 238000010168 coupling process Methods 0.000 description 6
- 238000005859 coupling reaction Methods 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 230000001052 transient effect Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910001092 metal group alloy Inorganic materials 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910052596 spinel Inorganic materials 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- 229910026161 MgAl2O4 Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000011029 spinel Substances 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0288—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
- H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/8605—Resistors with PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8252—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using III-V technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
Definitions
- the present disclosure relates to electronic devices and methods, and more particularly to, electronic devices that include transistors and methods of using the electronic devices.
- Transistors need to be able to withstand voltage or current surges during transient conditions that are not present when the transistors are operating at steady state.
- Silicon-based transistors and diodes are over-voltage self-protected due to carrier avalanche effect that clamps the voltage under over-voltage events.
- the avalanche effect is also observed in SiC and GaN bulk transistors.
- SiC and GaN bulk transistors However, such avalanche effect is not observed in high electron mobility transistors. Accordingly, an over-voltage or over-current condition for high electron mobility transistors may cause permanent damage to a transistor. Further improvements to address transient, over-voltage, or over-current conditions without requiring additional external protections.
- FIG. 1 includes a depiction of a schematic diagram of a circuit in accordance with an embodiment.
- FIG. 2 includes an illustration of a cross-sectional view of a portion of a workpiece that includes a transistor structure for a power high electron mobility transistor.
- FIG. 3 includes an illustration of a cross-sectional view of another portion of the workpiece that includes a transistor structure for a protection high electron mobility transistor and a resistor.
- FIG. 4 includes an illustration of a top view of a layout for an electronic device that includes the transistors and resistor in accordance with an embodiment.
- FIG. 5 includes a plot of V DS as a function of time during switching operations for the circuit in FIG. 1 .
- FIG. 6 includes an illustration of a cross-sectional view of a portion of a workpiece that includes a transistor structure for a protection high electron mobility transistor in accordance with another embodiment.
- FIG. 7 includes an illustration of a top view of a layout for the variable resistor in accordance with the embodiment of FIG. 6 .
- FIG. 8 includes a depiction of a schematic diagram of another circuit in accordance with a further embodiment.
- FIG. 9 includes an illustration of a cross-sectional view of a portion of a workpiece that includes a transistor structure for a protection high electron mobility transistor, a resistor, and a variable resistor in accordance with another embodiment.
- electrically coupled is intended to mean a connection, linking, or association of two or more electronic components, circuits, systems, or any combination of: (1) at least one electronic component, (2) at least one circuit, or (3) at least one system in such a way that a signal (e.g., current, voltage, or optical signal) may be partially or completely transferred from one component to another.
- a subset of “electrically coupled” can include an electrical connection between two electronic components. In a circuit diagram, a node corresponds to an electrical connection between the electronic components. Thus, an electrical connection is a specific type of electrical coupling; however, not all electrical couplings are electrical connections. Other types of electrical coupling include capacitive coupling, resistive coupling, and inductive coupling.
- high voltage with reference to a layer, a structure, or a device, means that such layer, structure, or device can withstand at least 50 V difference across such layer, structure, or device (e.g., between a source and a drain of a transistor when in an off-state) without exhibiting dielectric breakdown, avalanche breakdown, or the like.
- lateral refers to a direction or dimension along a primary surface of a workpiece or a plane parallel to the primary surface.
- the primary surface may correspond to a surface of a layer or a substrate within the workpiece.
- Two components may lie at different elevations and be separated by a distance in an x-axis, a y-axis or both the x- and y-axes, where the x- and y-axes are perpendicular to each other. Lateral dimensions do not consider vertical, or z-axis, offsets.
- length is measured in a direction along or parallel to a direction corresponding to a principal current flow through a component, region, or layer, and width is measured in a direction perpendicular to length.
- normal operation and “normal operating state” refer to conditions under which an electronic component or device is designed to operate.
- the conditions may be obtained from a data sheet or other information regarding voltages, currents, capacitances, resistances, or other electrical parameters.
- normal operation does not include operating an electrical component or device well beyond its design limits.
- steady state refers to a state in which operation of a circuit or a component within a circuit does not significantly change with time.
- transient state refers to a state in which operation of a circuit or a component within a circuit significantly changes with time.
- a voltage at a node within the circuit may be fluctuating such that voltage swings decrease in amplitude over time, and may be referred to as ringing.
- ringing After a period of time, a voltage swing becomes insignificant because the amplitude of the voltage swing is a small fraction of the initial amplitude.
- the circuit can be in a transient state during ringing and can be at steady state after the ringing becomes insignificant.
- Group numbers correspond to columns within the Periodic Table of Elements based on the IUPAC Periodic Table of Elements, version dated Nov. 28, 2016.
- regions of device structures such as doped regions or dielectric regions, may be illustrated as having generally straight line edges and precise angular corners.
- regions of device structures such as doped regions or dielectric regions
- the edges of such regions may not be straight lines and that the corners may not be precise angles.
- on may be used to indicate that two or more elements are in direct physical contact with each other. However, “over” may also mean that two or more elements are not in direct contact with each other. For example, “over” may mean that one element is above another element, but the elements do not contact each other and may have another element or elements in between the two elements.
- a circuit can include a power high electron mobility transistor (HEMT) and a protection HEMT.
- HEMT power high electron mobility transistor
- a drain terminal and drain electrodes of the HEMTs can be coupled to one another, and a source terminal and source electrodes of the HEMTs can be coupled to one another.
- a gate electrode of the power HEMT can be coupled to a control terminal.
- a gate electrode of the protection HEMT can be resistively coupled to the source electrode, and in another embodiment, the gate electrode of the protection HEMT can electrically float.
- the protection HEMT can be in an off-state until a triggering event occurs.
- the protection HEMT can be turned on to help divert charge into the protection HEMT and reduce the rate of change of V DS as a function of time and reduce peak V DS , as compared to a circuit that does not include the protection HEMT.
- the protection HEMT may be in the on-state for less than 1 ms after the triggering event.
- an electronic device can include a drain terminal, a first control terminal, a source terminal, a first HEMT, a second HEMT, and a resistor.
- the first HEMT can include a first drain electrode coupled to the drain terminal, a first gate electrode coupled to the first control terminal, and a first source electrode coupled to the source terminal.
- the second HEMT can include a second drain electrode coupled to the drain terminal, a second gate electrode, and a second source electrode coupled to the source terminal.
- the first resistor can include a first electrode coupled to the second source electrode, and a second electrode coupled to the second gate electrode.
- an electronic device can include a drain terminal, a control terminal, and a source terminal, a first HEMT and a second HEMT.
- the first HEMT can include a first drain electrode coupled to the drain terminal, a first gate electrode coupled to the control terminal, and a first source electrode coupled to the source terminal.
- the second HEMT can include a second drain electrode coupled to the drain terminal, a second gate electrode that electrically floats, and a second source electrode coupled to the source terminal.
- a method of using an electronic device can include operating the electronic device.
- the electronic device can include a drain terminal, a first control terminal, and a source terminal, a first HEMT, and a second HEMT.
- the first HEMT can include a first drain electrode coupled to the drain terminal, a first gate electrode coupled to the first control terminal, and a first source electrode coupled to the source terminal.
- the second HEMT can include a second drain electrode coupled to the drain terminal, a second gate electrode, and a second source electrode coupled to the source terminal.
- the second gate electrode can be resistively coupled to the second source electrode or electrically float.
- the method can further include turning on the second HEMT in response to a triggering event, wherein the second HEMT is in an on-state for less than 1 ms following the triggering event.
- FIG. 1 includes a depiction of a schematic of a circuit 100 that includes a HEMT 122 , a HEMT 124 , and a resistor 126 .
- a drain terminal 102 for the circuit 100 is coupled to a drain of the HEMT 122 and a drain of the HEMT 124 .
- a control terminal 104 is coupled to a gate of the HEMT 122 .
- An electrode of the resistor 126 is coupled to the gate of the HEMT 124 .
- a source terminal 106 is coupled to the source of the HEMT 124 and the other electrode of the resistor 126 .
- the resistor 126 has a substantially constant resistance over the normal operating voltages of the electronic device.
- each of the HEMTs 122 and 124 is an enhancement-mode HEMT, as illustrated in FIG. 1 .
- the HEMTs 122 and 124 can be normally-off transistors.
- each of the HEMTs 122 and 124 is a depletion-mode HEMT.
- the HEMTs 122 and 124 have substantially the same threshold voltage.
- the HEMTs 122 and 124 have threshold voltages that are within 0.5 V, within 0.2 V, or within 0.9 V of each other.
- FIG. 2 includes a cross-sectional view of a portion of a workpiece 200 that includes a physical design for the HEMT 122 in FIG. 1 .
- the workpiece 200 includes a substrate 220 and an interlevel dielectric (ILD) layer 260 .
- the substrate 220 includes a base material 222 , a buffer layer 224 , a channel layer 226 , and a barrier layer 228 .
- the base material 222 can include silicon, sapphire (monocrystalline Al 2 O 3 ), silicon carbide (SiC), aluminum nitride (AlN), gallium oxide (Ga 2 O 3 ), spinel (MgAl 2 O 4 ), another suitable substantially monocrystalline material, or the like.
- the base material 222 can be in the form of a wafer.
- the buffer layer 224 can be formed over the base material 222 to help with supporting a high voltage and to provide a template for the channel layer 226 .
- the buffer layer 224 can have a thickness in a range from approximately 1 micron to 10 microns.
- the channel layer 226 is formed over the buffer layer 224 and the base material 222 .
- the channel layer 226 can include a monocrystalline compound semiconductor material.
- the channel layer 226 can include a Group 13-N material, such as Al y Ga (1-y) N, wherein 0 ⁇ y ⁇ 0.1.
- the channel layer 226 may have a thickness in a range from 10 nm to 2000 nm.
- the channel layer 226 has a major surface 227 .
- the barrier layer 228 can include Al z Ga (1-z) N, wherein 0.02 ⁇ z ⁇ 1.
- the barrier layer 228 can have a thickness in a range from 2 nm to 40 nm.
- the layers 226 and 228 can be formed using an epitaxial growth technique, and thus the layers 226 and 228 , and at least a portion of the buffer layer 224 can be monocrystalline.
- Each of the layers 226 and 228 can be undoped or unintentionally doped with a p-type or an n-type dopant at a dopant concentration less than 5 ⁇ 10 16 atoms/cm 3 .
- a gate electrode 244 of the HEMT 122 can include a p-type semiconductor material.
- the gate electrode 244 can include Al x Ga (1-x) N, wherein 0 ⁇ x ⁇ 1.
- the p-type dopant in the gate electrode 244 can include Mg, C, or the like.
- the dopant concentration in the gate electrode 244 can be in a range from 1 ⁇ 10 18 atoms/cm 3 to 1 ⁇ 10 21 atoms/cm 3 .
- the gate electrode 244 can have a thickness in a range from 2 nm to 200 nm.
- the HEMT 122 has a V TH >0 V.
- a two-dimension electron gas (2DEG) 230 is along the heterojunction between the channel layer 226 and the barrier layer 228 except under the gate electrode 244 .
- V GS ⁇ V TH the 2DEG 230 becomes continuous along the heterojunction between the channel layer 226 and the barrier layer 228 .
- the 2DEG 230 extends laterally under all of the gate electrode 244 within the active area of the HEMT 122 when the HEMT 122 is in an on-state.
- the ILD layer 260 can include a single film or a plurality of films.
- the single film or each of the films can include an oxide, a nitride, or an oxynitride.
- the ILD layer 260 can have a thickness in a range from 20 nm to 2000 nm.
- the HEMT 122 further includes a drain electrode 262 , a gate interconnect 264 , and a source electrode 266 .
- the ILD layer 260 is patterned to define contact openings that extend through the ILD layer 260 .
- the contact openings for the drain and source electrodes 262 and 266 can extend through the ILD layer 260 .
- the contact openings for the drain and source electrodes 262 and 266 can extend through part, but not all, of the thickness of the barrier layer 228 .
- the contact openings for the drain and source electrodes 262 and 266 can land on the barrier layer 228 or extend through all of the thickness of the barrier layer 228 and contact the channel layer 226 .
- the contact opening for the gate interconnect 264 can land on the gate electrode 244 or may extend through part, but not all, of the thickness of the gate electrode 244 .
- a conductive layer can be deposited with the openings and patterned to form the drain and source electrodes 262 and 266 and the gate interconnect 264 .
- the conductive layer can include one or more films including Ti, TiN, Al, Cu, Pd, Pt, W, Au, Ni, or a stack or any combination thereof.
- the conductive layer is typically at least 70 wt % aluminum, a noble metal, or an alloy of any of the foregoing.
- the film closest to the barrier layer 228 may be selected for a desired work function.
- patterning of the ILD layer 260 to define the contact openings for the drain and source electrodes 262 and 266 and the formation of the drain and source electrodes 262 and 266 may be performed separately from patterning of the ILD layer 260 to define the contact opening for the gate interconnect 264 and the formation of the gate interconnect 264 .
- the combination of the gate electrode 244 and the gate interconnect 264 can be replaced by a gate dielectric layer and a gate electrode that includes a metal or metal alloy.
- the gate dielectric layer can be part of the ILD layer 260 .
- the conductive layer for metal or metal alloy gate electrode can include any of the materials as previously described with respect to the drain and source electrodes 262 and 266 .
- the film closest to the gate dielectric layer may be selected for a desired work function.
- the gate electrode in this embodiment may be formed at a different time and have a different composition as compared to the drain and source electrodes 262 and 266 .
- the gate electrode 244 may be formed using the same process sequence in forming the drain and source electrodes 262 and 266 or have the same composition as the drain and source electrodes 262 and 266 .
- one or more additional interconnector levels and a passivation layer can be formed to form a substantially completed device.
- the drain electrode 262 is coupled to the drain terminal 102
- the gate interconnect 264 is coupled to the control terminal 104
- the source electrode 266 is coupled to the source terminal 106 .
- the HEMT 122 has a gate-to-source length (L GS ) 284 between the gate electrode 244 and the source electrode 266 .
- L GS gate-to-source length
- FIG. 3 includes a cross-sectional view of another portion of the workpiece 200 that includes a physical design for the HEMT 124 and resistor 126 in FIG. 1 .
- the physical design of the HEMT 124 shares many features as previously described with respect to the HEMT 122 .
- the HEMT 124 has a gate electrode 344 , a drain electrode 362 , a gate interconnect 364 , and a source electrode 366 .
- the gate electrode 344 can include any of the materials and thicknesses described with respect to the gate electrode 244 .
- the gate electrode 344 can have the same composition or a different composition as compared to the gate electrode 244 .
- the gate electrode 344 can have substantially the same thickness or a significantly different thickness as compared to the gate electrode 244 .
- the drain electrode 362 can include any of the materials and thicknesses described with respect to the drain electrode 262 .
- the drain electrode 362 can have the same composition or a different composition as compared to the drain electrode 262 .
- the drain electrode 362 can have substantially the same thickness or a significantly different thickness as compared to the drain electrode 262 .
- the gate interconnect 364 can include any of the materials and thicknesses described with respect to the gate interconnect 264 .
- the gate interconnect 364 can have the same composition or a different composition as compared to the gate interconnect 264 .
- the gate interconnect 364 can have substantially the same thickness or a significantly different thickness as compared to the gate interconnect 264 .
- the source electrode 366 can include any of the materials and thicknesses described with respect to the source electrode 266 .
- the source electrode 366 can have the same composition or a different composition as compared to the source electrode 266 .
- the source electrode 366 can have substantially the same thickness or a significantly different thickness as compared to the source electrode 266 .
- the patterning of the ILD layer 260 for the contact openings and formation of the drain and source electrodes 362 and 366 and gate interconnect 364 can be performed using any of the sequences previously described for the drain and source electrodes 262 and 266 and the gate interconnect 264 with respect to FIG. 2 .
- the HEMT 124 has a V TH >0 V.
- the 2DEG 230 is along the heterojunction between the channel layer 226 and the barrier layer 228 except under the gate electrode 344 .
- V GS ⁇ V TH the 2DEG 230 becomes continuous along the heterojunction between the channel layer 226 and the barrier layer 228 .
- the 2DEG 230 extends laterally under all of the gate electrode 344 within the active area of the HEMT 124 when the HEMT 124 is in an on-state.
- the HEMT 124 has an L GS 384 between the gate electrode 344 and the source electrode 366 .
- the L GS 384 can affect gate-to-source capacitance.
- the L GS 384 is in a range from 0.7 to 1.3 times the L GS 284 .
- the L GS 384 is substantially the same as the L GS 284 .
- FIG. 3 further includes the resistor 126 . Simulations can be performed to obtain a resistance or range of resistances that can be used for the resistor 126 .
- the resistance of the resistor 126 can be at least 110 ohms, 500 ohms, or 2 kohms, and in the same or another embodiment, the resistance can be at most 9 Mohms, at most 900 kohms, or at most 90 kohms.
- the resistor 126 is to the right of the source terminal 106 . In another embodiment, the resistor 126 can be between the gate interconnect 364 and the side of the source terminal 106 .
- another interconnect level may be used, and the resistor 126 can be within a contact opening.
- An ILD layer can be formed over the workpiece illustrated in FIG. 3 and patterned to form one or more openings to the gate interconnect 364 .
- the one or more openings can be filled with a resistive material to form the resistor 126 .
- the ILD layer can be patterned to define an opening that exposes a portion of the gate interconnect 364 .
- a resistive material can be formed within the opening.
- the ILD layer can be patterned to expose portions of the drain and source electrodes 262 , 266 , 362 , and 366 .
- a conductive layer can be formed over the workpiece to form drain interconnects and source interconnects.
- Each of the drain and source interconnects can include portions that are electrical field electrodes that control the electrical fields in the HEMT 122 and 124 when the HEMTs are in the off-state.
- the drain interconnects contact the drain electrodes 262 and 362
- source interconnects contact the source electrodes 266
- another source interconnect can contact the source electrode 366 and the resistive material within the opening over the gate interconnect 364 .
- the resistor 126 corresponds to the resistive material within the opening between the gate interconnect 364 and the source interconnect. In this embodiment, integration of the resistor 126 can occur without taking up any additional area of the electronic device.
- the resistor 126 may be at other locations within the die that includes the HEMT 124 without deviating from the concepts as described herein. If needed or desired, the resistor 126 may not be on the same die as the HEMT 124 .
- the resistor 126 can be a discrete component. The description below is based on the HEMT 124 and the variable resistor 126 being on the same workpiece 200 .
- FIG. 4 includes a top view of a physical design corresponding to the circuit 100 illustrated in FIG. 1 .
- An active area 400 illustrated as a dashed line, includes the area occupied by the HEMTs 122 and 124 .
- the HEMT 122 includes many transistor structures that include the drain electrodes 262 that are coupled to the drain terminal 102 , the gate interconnects 264 that are coupled to the control terminal 104 via a gate runner 424 , and the source electrodes 266 that are coupled to the source terminal 106 .
- the gate electrodes 244 (not separately illustrated in FIG. 4 ) are below the gate interconnects 264 within the active area 400 .
- the portion of the active area 400 that corresponds to the HEMT 124 is near the right-hand side of the active area 400 and includes the drain electrode 362 , the gate interconnect 364 and the source electrode 366 .
- the drain electrode 362 is shared by the HEMTs 122 and 124 .
- the remaining portion of the active area 400 corresponds to the HEMT 122 .
- the peak voltage overshoot during a triggering event decreases; however, the current flowing through the HEMT 122 when in an on-state at steady state decreases.
- the current flowing through the HEMT 122 when in an on-state at steady state decreases; however, the rate of change in V DS as of function of time ( ⁇ V DS / ⁇ t) and the peak V DS corresponding to a triggering event decreases.
- the area occupied by the HEMT 124 is at least 0.2%, at least 5%, or at least 11% of the active area 400 , and in the same or another embodiment, the area occupied by the HEMT 124 is at most 49%, at most 35%, or at most 30% of the active area 400 .
- the effective channel width of the HEMT 124 is at least 0.2%, at least 5%, or at least 11% of the combined effective channel widths of the HEMTs 122 and 124 , and in the same or another embodiment, the effective channel width of the HEMT 124 is at most 49%, at most 35%, or at most 30% of the combined effective channel widths of the HEMTs 122 and 124 .
- FIG. 5 includes plots based on a simulation of (1) the HEMT 122 without the HEMT 124 and resistor 126 (HEMT 122 -only circuit) and (2) the circuit 100 when the HEMT 124 occupies approximately 20% of the active area 400 and the HEMT 122 occupies the remainder of the active area 400 .
- V GS122 corresponds to gate-to-source voltage of the HEMT 122
- V GS124 corresponds to the gate-to-source voltage of the HEMT 124 .
- the HEMT-only circuit has V GS higher than V TH , and the HEMT 122 is in an on-state.
- V GS goes to 0 V
- the HEMT 122 transitions to an off-state.
- V DS voltage difference between the drain terminal and source terminal of the HEMT-only circuit
- V DS goes to a peak V DS 522 and after some oscillation, V DS reaches the steady state V DS when the HEMT-only circuit is in an off-state.
- the circuit 100 has V GS for the HEMT 122 that is higher than V TH , and the HEMT 122 is in an on-state.
- the HEMT 124 has V GS of 0 V and is in an off-state.
- V GS goes to 0 V
- the HEMT 122 transitions to an off-state.
- V GS of the HEMT 124 can fluctuate and allow the HEMT 124 to turn on and off at least one time.
- the HEMT 124 is on, some of the voltage and current surges can be taken up by the HEMT 124 . Capacitive current charging C OSS is diverted into the HEMT 124 .
- V DS (voltage difference between the drain terminal 102 and source terminal 106 of the circuit 100 ) reaches a peak 524 .
- the peak V DS 524 for the circuit 100 is significantly lower than the peak V DS 522 for the HEMT-only circuit.
- ⁇ V DS / ⁇ t is less for the circuit 100 as compared to the HEMT-only circuit.
- V GS for the HEMT 124 goes to 0 V
- V DS for the circuit 100 reaches steady state V DS when the circuit 100 is in an off-state.
- the HEMT 124 may be on for less than 1 ms, less than 1 ⁇ s, or less than 90 ns.
- the circuit 100 helps to reduce damage to the HEMT 122 as a result of a triggering event, such as a lightning strike, a switching operation (e.g., load switching capacitor bank switching, or the like), an electrostatic discharge event, an equipment fault for equipment coupled to the electronic device, or other similar events that can expose the circuit 100 to a voltage or current surge.
- a triggering event such as a lightning strike, a switching operation (e.g., load switching capacitor bank switching, or the like), an electrostatic discharge event, an equipment fault for equipment coupled to the electronic device, or other similar events that can expose the circuit 100 to a voltage or current surge.
- FIG. 6 includes an illustration of an alternative embodiment that includes a HEMT 624 with a gate electrode that electrically floats. As compared to the circuit 100 in FIG. 1 , the HEMT 624 replaces the HEMT 124 , and the resistor 126 is removed.
- the HEMT 624 can have any of the layers, materials, thicknesses, and other features as previously described with respect to the structure illustrated and described with respect to FIG. 3 except that the gate interconnect 364 and the resistor 126 are not formed.
- the HEMT 624 has an L GS 684 between the gate electrode 344 and the source electrode 366 .
- the L GS 684 affects gate-to-source capacitance.
- the L GS 684 can be adjusted to allow the HEMT 624 to turn on during a triggering event as previously described.
- a simulation may be performed to determine L GS 684 that achieves a desired peak V DS during a triggering event.
- the L GS 684 is in a range from 0.7 to 1.3 times the L GS 284 .
- the L GS 684 is substantially the same as or less than the L GS 284 .
- FIG. 7 includes a top view of a physical design corresponding to a circuit that includes the HEMTs 122 and 624 .
- An active area 700 illustrated as a dashed line, includes the area occupied by the HEMTs 122 and 624 .
- the transistor structures for the HEMTs 624 may be at a variety of locations within the active area 700 . In the embodiment as illustrated, the transistors structures for the HEMT 624 are near the center of the active area 700 .
- the gate electrodes 344 are close to but do not contact the gate runner 424 .
- the HEMT 122 includes many transistor structures that include the drain electrodes 262 that are coupled to the drain terminal 102 , the gate interconnects 264 that are coupled to the control terminal 104 via the gate runner 424 , and the source electrodes 266 that are coupled to the source terminal 106 . Unlike FIG. 4 , the gate electrodes 344 in FIG. 7 are not covered by gate interconnects. The drain electrodes 362 are shared by the HEMTs 122 and 624 . The remaining portion of the active area 700 corresponds to the HEMT 122 .
- the peak voltage overshoot during a triggering event decreases; however, the current flowing through the HEMT 122 when in an on-state at steady state decreases.
- the relative amount of the area occupied by, the effective channel width, or both of the HEMT 624 increase, the current flowing through the HEMT 122 when in an on-state at steady state increases; however, the peak voltage overshoot during a triggering event increases.
- the area occupied by the HEMT 624 is at least 0.2%, at least 5%, or at least 11% of the active area 700 , and in the same or another embodiment, the area occupied by the HEMT 624 is at most 49%, at most 35%, or at most 30% of the active area 700 .
- the effective channel width of the HEMT 624 is at least 0.2%, at least 5%, or at least 11% of the combined effective channel widths of the HEMTs 122 and 624 , and in the same or another embodiment, the effective channel width of the HEMT 624 is at most 49%, at most 35%, or at most 30% of the combined effective channel widths of the HEMTs 122 and 624 .
- FIG. 8 includes a depiction of a schematic of a circuit 800 that is similar to the circuit 100 in FIG. 1 and adds a variable resistor 826 .
- the variable resistor 826 has a resistance that is not constant over the normal operating voltages of the electronic device.
- the variable resistor 826 may have a resistance that increases as the voltage across the resistor electrodes of the variable resistor 826 is further from 0 V.
- U.S. Pat. No. 10,504,884 discloses structures, layouts, circuits, and other information related to variable resistors used in conjunctions with HEMTs and is incorporated herein by reference in its entirety.
- FIG. 9 includes an exemplary structure that includes the variable resistor 826 .
- the HEMT 124 and resistor 126 are substantially the same as previously illustrated and described with respect to FIG. 3 .
- a transistor structure of the HEMT 124 is in the center and to the right-hand side of FIG. 9 .
- the variable resistor 826 is near the left-hand side of FIG. 9 .
- Resistor electrodes 862 and 866 are spaced apart by a distance 886 , and the distance 886 can be selected resistive behavior of the variable resistor 826 .
- Resistor electrodes 862 and 866 can include any of the materials as previously described with respect to the drain and source electrodes 362 and 366 .
- the resistor electrodes 862 and 866 can have the same or different composition as compared to the drain and source electrodes 362 and 366 .
- the resistor electrodes 862 and 866 may be formed during the same or different process sequence used to form the drain and source electrodes 362 and 366 .
- a circuit that includes a protection HEMT can help to reduce ⁇ V DS / ⁇ t and the peak V DS following triggering event, and that the relative area occupied by the protection HEMT can be tailored to achieve a desired peak V DS .
- the conventional circuit includes a HEMT that has transistor structures substantially identical to transistor structures of the HEMT 122 .
- the conventional circuit did not include a protection HEMT, such as HEMT 124 , or the resistor 126 .
- the active area of HEMT in the conventional circuit is substantially the same as the active area of the HEMTs 122 and 124 in the circuit 100 .
- Table 1 includes a table of area of the HEMT 124 and the peak V DS .
- the area of the HEMT 124 is expressed as a percentage of the active area occupied by the HEMTs 122 and 124
- peak V DS expressed as a percentage of peak V DS for the conventional circuit.
- the values for peak V DS presented in Table 1 are exemplary and may depend on the resistance of the resistor 126 , the current driven through the circuit, and load impedance (for a load coupled to the drain terminal 102 ).
- Peak V DS as a Function of Relative Area of HEMT 124 Area HEMT 124 0.75% 7.5% 15% 22.5% Peak V DS 98.6% 88.8% 76.7 68.2%
- Table 1 shows that the peak V DS can be significantly reduced by including a protection HEMT, such as HEMT 124 .
- a protection HEMT such as HEMT 124 .
- Embodiments described herein can help to protect a HEMT during a triggering event, such as a lightning strike, a switching operation, an electrostatic discharge event, an equipment fault, or the like.
- a protection HEMT can be connected in parallel with a power HEMT.
- the protection HEMT can be in an off-state until a triggering event occurs.
- Capacitive charging C OSS can be diverted into the protection HEMT to help reduce ⁇ V DS / ⁇ t and peak V DS .
- the protection HEMT can return to an off-state when the power HEMT reaches steady state.
- a resistor can be coupled between the source and gate of the protection HEMT, and in another embodiment, the gate of the protection HEMT can electrically float.
- An electronic device can include a drain terminal, a first control terminal, a source terminal, a first HEMT, a second HEMT, and a first resistor.
- the first HEMT can include a first drain electrode coupled to the drain terminal, a first gate electrode coupled to the first control terminal, and a first source electrode coupled to the source terminal.
- the second HEMT can include a second drain electrode coupled to the drain terminal, a second gate electrode and a second source electrode coupled to the source terminal.
- the first resistor can include a first electrode coupled to the second source electrode, and a second electrode coupled to the second gate electrode.
- Embodiment 2 The electronic device of Embodiment 1, wherein the second HEMT is an enhancement-mode transistor.
- Embodiment 3 The electronic device of Embodiment 1, wherein the second HEMT occupies at most 49% of a combined active area of the first HEMT and the second HEMT.
- Embodiment 4 The electronic device of Embodiment 1 can further include a gate runner, wherein the gate runner is electrically connected to the first gate electrode and the first control terminal, and the second gate electrode is not electrically connected to the gate runner.
- Embodiment 5 The electronic device of Embodiment 1 can further include a second control terminal, wherein the second terminal of the first resistor is coupled second control terminal.
- Embodiment 6 The electronic device of Embodiment 1 can further include a variable resistor having a first electrode and a second electrode, wherein the first electrode of the variable resistor is coupled to the source terminal, and the second electrode of the variable resistor is coupled to the second source electrode.
- Embodiment 7 The electronic device of Embodiment 1, wherein the first HEMT has a first gate-to-source length, the second HEMT has a second gate-to-source length, and the second gate-to-source length is in a range from 0.7 times to 1.3 times the first gate-to-source length.
- Embodiment 8 The electronic device of Embodiment 1, wherein a resistance of the first resistor is at least 110 ohms.
- Embodiment 9 The electronic device of Embodiment 1, wherein a resistance of the first resistor is at most 9 megaohms.
- Embodiment 10 The electronic device of Embodiment 1, wherein the first HEMT, the second HEMT, and the first resistor are parts of a same die.
- the electronic device of Embodiment 1 can further include a gate runner, wherein a plurality of gate structures including the first gate electrode is electrically connected to the gate runner, and the second gate electrode is not electrically connected to the gate runner.
- Each of the first and second HEMTs can be an enhancement-mode transistor.
- the second HEMT can occupy an area that is in a range from 11% to 30% of a combined active area of the first HEMT and the second HEMT.
- the HEMT can have a first gate-to-source length, the second HEMT can have a second gate-to-source length, and the second gate-to-source length can be in a range from 0.7 times to 1.3 times that first gate-to-source length.
- a resistance of the first resistor can be in a range from 110 ohms to 900 kohms.
- An electronic device can include a drain terminal, a control terminal, a source terminal, a first HEMT, and a second HEMT.
- the first HEMT can include a first drain electrode coupled to the drain terminal, a first gate electrode coupled to the control terminal, and a first source electrode coupled to the source terminal.
- the second HEMT can include a second drain electrode coupled to the drain terminal, a second gate electrode that electrically floats, and a second source electrode coupled to the source terminal.
- Embodiment 13 The electronic device of Embodiment 12, wherein the second HEMT is a normally-off transistor.
- Embodiment 14 The electronic device of Embodiment 13, wherein the first HEMT is a normally-off transistor.
- Embodiment 15 The electronic device of Embodiment 12, wherein the first HEMT has a first gate-to-source length, the second HEMT has a second gate-to-source length, and the second gate-to-source length is less than the first gate-to-source length.
- Embodiment 16 The electronic device of Embodiment 12 can further include a channel layer and a barrier layer overlying the channel layer.
- the first drain electrode, the first source electrode, the second drain electrode, and the second source electrode can overlie the channel layer.
- the first gate electrode and the second gate electrode can overlie the channel layer and the barrier layer.
- a method of using an electronic device can include operating the electronic device.
- the electronic device can include a drain terminal, a first control terminal, a source terminal, a first HEMT and a second HEMT.
- the first HEMT can include a first drain electrode coupled to the drain terminal, a first gate electrode coupled to the first control terminal, and a first source electrode coupled to the source terminal.
- the second HEMT can include a second drain electrode coupled to the drain terminal, a second gate electrode, and a second source electrode coupled to the source terminal, wherein the second gate electrode is resistively coupled to the second source electrode or electrically floats.
- the method can further include turning on the second HEMT in response to a triggering event, wherein the second HEMT is in an on-state for less than 1 ms following the triggering event.
- Embodiment 18 The method of Embodiment 17, wherein the triggering event is a lightning strike, a switching operation, an electrostatic discharge event, or an equipment fault, wherein the equipment is coupled to the electronic device.
- the triggering event is a lightning strike, a switching operation, an electrostatic discharge event, or an equipment fault, wherein the equipment is coupled to the electronic device.
- Embodiment 19 The method of Embodiment 17, wherein the second HEMT is in an off-state when the electronic device is operating at steady state.
- Embodiment 20 The method of Embodiment 17, wherein a peak V DS for the electronic device in response to the triggering event is at most 0.89 times a peak V DS for another electronic device in response to the triggering event, wherein the other electronic device includes a first transistor having a drain-gate-source configuration that is substantially identical to a drain-gate-source configuration of the first HEMT, and the other electronic device does not include a second transistor having a drain-gate-source configuration that is substantially identical to a drain-gate-source configuration of the second HEMT.
Abstract
Description
TABLE 1 |
Peak VDS as a Function of Relative Area of |
|
0.75% | 7.5% | 15% | 22.5% | ||
Peak VDS | 98.6% | 88.8% | 76.7 | 68.2% | ||
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/949,735 US11600611B2 (en) | 2020-11-12 | 2020-11-12 | Electronic device including high electron mobility transistors and a resistor and a method of using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/949,735 US11600611B2 (en) | 2020-11-12 | 2020-11-12 | Electronic device including high electron mobility transistors and a resistor and a method of using the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220149037A1 US20220149037A1 (en) | 2022-05-12 |
US11600611B2 true US11600611B2 (en) | 2023-03-07 |
Family
ID=81454871
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/949,735 Active US11600611B2 (en) | 2020-11-12 | 2020-11-12 | Electronic device including high electron mobility transistors and a resistor and a method of using the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US11600611B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230065509A1 (en) * | 2021-08-31 | 2023-03-02 | Texas Instruments Incorporated | Group iii-v ic with different sheet resistance 2-deg resistors |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140183609A1 (en) * | 2012-12-31 | 2014-07-03 | Win Semiconductors Corp. | Compound semiconductor esd protection devices |
US20140183544A1 (en) * | 2012-12-31 | 2014-07-03 | Win Semiconductors Corp. | Compound semiconductor esd protection devices |
US20150001551A1 (en) | 2013-06-28 | 2015-01-01 | General Electric Company | Over-voltage protection of gallium nitride semiconductor devices |
US20160049786A1 (en) | 2014-08-15 | 2016-02-18 | Navitas Semiconductor Inc. | GaN OVERVOLTAGE PROTECTION CIRCUIT |
US20160247795A1 (en) * | 2013-05-03 | 2016-08-25 | Texas Instruments Incorporated | Avalanche energy handling capable iii-nitride transistors |
US20190199084A1 (en) | 2016-06-15 | 2019-06-27 | Texas Instruments Incorporated | Overvoltage protection and short-circuit withstanding for gallium nitride devices |
US10504884B2 (en) | 2018-05-11 | 2019-12-10 | Semiconductor Components Industries, Llc | Electronic device and circuit including a transistor and a variable resistor |
US20210175226A1 (en) * | 2019-12-10 | 2021-06-10 | Samsung Electronics Co., Ltd. | Electrostatic discharge protection element and semiconductor devices including the same |
-
2020
- 2020-11-12 US US16/949,735 patent/US11600611B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140183609A1 (en) * | 2012-12-31 | 2014-07-03 | Win Semiconductors Corp. | Compound semiconductor esd protection devices |
US20140183544A1 (en) * | 2012-12-31 | 2014-07-03 | Win Semiconductors Corp. | Compound semiconductor esd protection devices |
US20160247795A1 (en) * | 2013-05-03 | 2016-08-25 | Texas Instruments Incorporated | Avalanche energy handling capable iii-nitride transistors |
US20150001551A1 (en) | 2013-06-28 | 2015-01-01 | General Electric Company | Over-voltage protection of gallium nitride semiconductor devices |
US20160049786A1 (en) | 2014-08-15 | 2016-02-18 | Navitas Semiconductor Inc. | GaN OVERVOLTAGE PROTECTION CIRCUIT |
US20190199084A1 (en) | 2016-06-15 | 2019-06-27 | Texas Instruments Incorporated | Overvoltage protection and short-circuit withstanding for gallium nitride devices |
US10504884B2 (en) | 2018-05-11 | 2019-12-10 | Semiconductor Components Industries, Llc | Electronic device and circuit including a transistor and a variable resistor |
US20210175226A1 (en) * | 2019-12-10 | 2021-06-10 | Samsung Electronics Co., Ltd. | Electrostatic discharge protection element and semiconductor devices including the same |
Non-Patent Citations (4)
Title |
---|
Bahl et al.; "A New Approach to Validate GaN FET Reliability to Power-line Surges Under Use-conditions"; IEEE Int'l Reliability Phys. Symp.; pp. 1 to 5 (2019). |
Ming et al.; "A GaN HEMT Gate Drive IC with Programmable Turn-on dV/dt Control"; Proceedings of the 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD); IEEE; pp. 89-101 (Sep. 13-18, 2020). |
Yin et al.; "Research on Driving Technology of GaN HEMT and Application"; 2016 International Symposium on Computer, Consumer and Control; IEEE; pp. 837-840 (2016). |
Zhang et al.; "Surge-Energy and Overvoltage Ruggedness of P-Gate GaN HEMTs"; IEEE Trans. on Power Electronics; vol. 35, No. 12; pp. 13409-13419 (2020). |
Also Published As
Publication number | Publication date |
---|---|
US20220149037A1 (en) | 2022-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102039872B1 (en) | FIELD-EFFECT TRANSISTOR WITH PROTECTION DIODES OF GaAa BASED OR GaN BASED | |
US9865722B2 (en) | Avalanche energy handling capable III-nitride transistors | |
US10504884B2 (en) | Electronic device and circuit including a transistor and a variable resistor | |
EP2764538B1 (en) | High power semiconductor electronic components with increased reliability | |
US8895423B2 (en) | Method for making semiconductor diodes with low reverse bias currents | |
US10418472B2 (en) | Process of forming an electronic device including a multiple channel HEMT | |
TW201902066A (en) | High capacitance bidirectional transient voltage suppressor | |
US20210066285A1 (en) | Electronic Device Including a Protection Circuit | |
US11699899B2 (en) | Electronic device and electrostatic discharge protection circuit | |
US20130256746A1 (en) | Semiconductor device | |
US9929261B2 (en) | Electronic device including a HEMT with a segmented gate electrode | |
US11600611B2 (en) | Electronic device including high electron mobility transistors and a resistor and a method of using the same | |
US10545055B2 (en) | Electronic device including a temperature sensor | |
US9985022B2 (en) | Electronic device including a cascode circuit having principal drive and bypass transistors | |
US20090095978A1 (en) | Low capacitance over-voltage tage protection thyristor device | |
US10811514B2 (en) | Electronic device including an enhancement-mode HEMT and a method of using the same | |
TWI398944B (en) | Potential barrier based zener for configuring a low voltage transient voltage suppressor (tvs) | |
US20230343777A1 (en) | Semiconductor devices and methods of manufacturing semiconductor devices | |
TWI831770B (en) | Electronic device including an enhancement-mode hemt and a method of using the same | |
EP3944317A1 (en) | An electrostatic discharge protection semiconductor structure and a method of manufacture | |
WO2024016151A1 (en) | Semiconductor device and manufacturing method thereof | |
KR100791259B1 (en) | Transient voltage suppressor and integrated circuit using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ROIG-GUITART, JAUME;REEL/FRAME:054349/0957 Effective date: 20201112 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:055315/0350 Effective date: 20210203 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 055315, FRAME 0350;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064618/0881 Effective date: 20230816 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 055315, FRAME 0350;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064618/0881 Effective date: 20230816 |