US11404346B2 - Semiconductor package - Google Patents

Semiconductor package Download PDF

Info

Publication number
US11404346B2
US11404346B2 US16/743,284 US202016743284A US11404346B2 US 11404346 B2 US11404346 B2 US 11404346B2 US 202016743284 A US202016743284 A US 202016743284A US 11404346 B2 US11404346 B2 US 11404346B2
Authority
US
United States
Prior art keywords
semiconductor chip
heat transfer
barrier layer
semiconductor
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/743,284
Other versions
US20200411405A1 (en
Inventor
Dong Kyu Kim
Jung-Ho Park
Jong Youn Kim
Yeon Ho JANG
Jae Gwon Jang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JANG, JAE GWON, JANG, YEON HO, KIM, DONG KYU, KIM, JONG YOUN, PARK, JUNG-HO
Publication of US20200411405A1 publication Critical patent/US20200411405A1/en
Priority to US17/866,866 priority Critical patent/US12009277B2/en
Application granted granted Critical
Publication of US11404346B2 publication Critical patent/US11404346B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4871—Bases, plates or heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3736—Metallic materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737—Organic materials with or without a thermoconductive filler
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/071—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H01L2221/68331—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1431—Logic devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip

Definitions

  • Embodiments relate to a semiconductor package.
  • a semiconductor package may provide multi-functionality, high capacity, and miniaturization. By integrating a plurality of semiconductor chips in a single semiconductor package, it has become possible to provide high capacity and multiple functions, while greatly reducing the size of the semiconductor package.
  • Embodiments are directed to a semiconductor package, including a first semiconductor chip and a second semiconductor chip on a substrate, a barrier layer on the first semiconductor chip and the second semiconductor chip, the barrier layer having an opening through which at least a part of the first semiconductor chip is exposed, and a heat transfer part on the barrier layer, the heat transfer part extending along an upper face of the barrier layer and filling the opening.
  • Embodiments are also directed to a semiconductor package, including a first semiconductor chip on a substrate, a second semiconductor chip on the substrate and spaced apart from the first semiconductor chip, and a heat transfer part on the first semiconductor chip and the second semiconductor chip, the heat transfer part being in direct contact with the first semiconductor chip, and not contacting the second semiconductor chip.
  • Embodiments are also directed to a semiconductor package, including a substrate, a molding part on the substrate and including a first trench and a second trench through which an upper face of the substrate is exposed, a first semiconductor chip in the first trench and electrically connected to the substrate, a second semiconductor chip in the second trench and electrically connected to the substrate, a barrier layer on an upper face of the molding part, the barrier layer covering the second semiconductor chip and including an opening through which at least a part of the first semiconductor chip is exposed, and a heat transfer part on the barrier layer and in direct contact with the first semiconductor chip exposed by the opening.
  • FIG. 1 illustrates a diagram of a semiconductor package according to an example embodiment
  • FIG. 2 illustrates a diagram of a semiconductor package according to an example embodiment
  • FIG. 3 illustrates a diagram of a semiconductor package according to an example embodiment
  • FIG. 4 illustrates a diagram of a semiconductor package according to an example embodiment
  • FIG. 5 illustrates a diagram of a semiconductor package according to an example embodiment
  • FIG. 6 illustrates a diagram of a semiconductor package according to an example embodiment
  • FIG. 7 illustrates a diagram of a semiconductor package according to an example embodiment
  • FIG. 8 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 9 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 10 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 11 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 12 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 13 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 14 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 15 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment
  • FIG. 16 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment.
  • FIG. 1 is a diagram of a semiconductor package according to an example embodiment.
  • a semiconductor package may include a substrate 100 , a first connection terminal 110 , a molding part 200 , a second connection terminal 210 , a first semiconductor chip 300 , a second semiconductor chip 400 , a barrier layer 500 , and a heat transfer part 600 .
  • the substrate 100 may be an interposer substrate, and may include, for example, FR4, polyimide, silicon or glass.
  • the substrate 100 may include an upper face 100 a and a lower face 100 b facing each other.
  • the first connection terminal 110 may be disposed on the lower face 100 b of the substrate 100 .
  • the first connection terminal 110 may include, for example, conductive bumps.
  • the first connection terminal 110 may be a conductive ball or a solder ball.
  • the semiconductor package may be electrically connected to an external device or another package substrate through the first connection terminal 110 .
  • the number of the first connection terminals 110 shown in the drawing is for convenience of explanation, and may be varied.
  • the first semiconductor chip 300 and the second semiconductor chip 400 may be disposed on the upper face 100 a of the substrate 100 .
  • the second connection terminal 210 may be disposed on one face of the first semiconductor chip 300 and one face of the second semiconductor chip 400 .
  • the second connection terminal 210 may be, for example, a solder ball or a conductive bump.
  • the first semiconductor chip 300 and the second semiconductor chip 400 may be electrically connected to the substrate 100 through the second connection terminal 210 .
  • the substrate 100 may include a plurality of insulating films and internal wiring layers.
  • the first semiconductor chip 300 and the second semiconductor chip 400 may be electrically connected to each other through the internal wiring layer of the substrate 100 .
  • the first semiconductor chip 300 and the second semiconductor chip 400 may be memory chips or logic chips.
  • the first semiconductor chip 300 may be a logic chip
  • the second semiconductor chip 400 may be a memory chip.
  • the logic chip may be, for example, a central processing unit (CPU), a controller, an application specific integrated circuit (ASIC), or the like.
  • the memory chip may be, for example, a volatile memory chip such as a dynamic random access memory (DRAM) or a static RAM (SRAM), or a non-volatile memory scale chip such as a phase-change RAM (PRAM), a magneto resistive RAM (MRAM), a ferroelectric RAM (FeRAM), or a resistive RAM (RRAM).
  • the memory chip may be a high bandwidth memory (HBM) memory chip in which a plurality of DRAM memory chips is stacked.
  • HBM high bandwidth memory
  • the molding part 200 may be formed on the upper face 100 a of the substrate 100 .
  • the molding part 200 may include a first trench 250 and a second trench 230 .
  • the first semiconductor chip 300 may be disposed in the first trench 250
  • the second semiconductor chip 400 may be disposed in the second trench 230 .
  • the molding part 200 may be interposed between the first semiconductor chip 300 and the second semiconductor chip 400 .
  • the molding part 200 may fill, e.g., completely fill, a space between the first semiconductor chip 300 and the substrate 100 , and a space between the second semiconductor chip 400 and the substrate 100 .
  • the molding part 200 may fill, e.g., completely fill, the spaces between the second connection terminals 210 adjacent to each other.
  • the molding part 200 may wrap the first semiconductor chip 300 , the second semiconductor chip 400 , and the second connection terminal 210 .
  • the molding part 200 may expose the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400 .
  • the upper face of the molding part 200 may be located at the same plane as the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400 .
  • the molding part 200 may be formed to protect the first semiconductor chip 300 and the second semiconductor chip 400 .
  • the molding part 200 may include, for example, an epoxy molding compound (EMC), or two or more kinds of silicon hybrid materials.
  • EMC epoxy molding compound
  • the barrier layer 500 may be disposed on the upper face of the first semiconductor chip 300 , the upper face of the second semiconductor chip 400 , and the upper face of the molding part 200 .
  • the barrier layer 500 may include an opening 510 through which at least a part of the first semiconductor chip 300 is exposed.
  • a width W 2 of the barrier layer 500 may be greater than a width W 1 of the second semiconductor chip 400 .
  • the barrier layer 500 may cover the entire upper face of the second semiconductor chip 400 .
  • the barrier layer 500 may cover at least a part of the upper face of the first semiconductor chip 300 .
  • the second semiconductor chip 400 may have a structure in which a plurality of memory chips is stacked. Each memory chip included in the second semiconductor chip 400 may be thinner than the first semiconductor chip 300 .
  • metal from the metal material layer may diffuse into an element portion of the memory chip, e.g., metal may diffuse into the upperr lost memory chip when a metal material layer is formed on the second semiconductor chip 400 .
  • the barrier layer 500 disposed on the upper face of the second semiconductor chip 400 may reduce or eliminate the metal diffusion into the memory chip so that the reliability of the second semiconductor chip 400 may be maintained.
  • the barrier layer 500 may include, for example, a photo imagable dielectric (PID).
  • the barrier layer 500 may include a photosensitive insulating material.
  • the barrier layer 500 may include epoxy or polyimide.
  • the heat transfer part 600 may be disposed on the barrier layer 500 .
  • the heat transfer part 600 may extend along the upper face of the barrier layer 500 .
  • the heat transfer part 600 may fill the opening 510 of the barrier layer 500 .
  • the heat transfer part 600 may be continuously formed along the upper face of the barrier layer 500 and the upper face of the first semiconductor chip 300 .
  • the heat transfer part 600 may be in direct contact with the first semiconductor chip 300 .
  • the heat transfer part 600 may not be in contact with the second semiconductor chip 400 , e.g., due to the barrier layer 500 being interposed therebetween.
  • the first semiconductor chip 300 may be, for example, a logic chip.
  • the first semiconductor chip 300 may generate more heat than the second semiconductor chip 400 .
  • the heat generated from the first semiconductor chip 300 may be readily discharged to the outside through the heat transfer part 600 . Accordingly, the semiconductor package according to an example embodiment may be improved in reliability and operating performance.
  • the heat transfer part 600 may include, for example, an adhesive metal layer 610 and a heat transfer material layer 620 .
  • the adhesive metal layer 610 may be continuously formed along the upper face of the barrier layer 500 and the upper face of the first semiconductor chip 300 .
  • the adhesive metal layer 610 may be interposed between the heat transfer material layer 620 and the barrier layer 500 .
  • the adhesive metal layer 610 may be interposed between the heat transfer material layer 620 and the first semiconductor chip 300 .
  • the adhesive metal layer 610 enhance adhesion of the heat transfer material layer 620 to the barrier layer 500 and the first semiconductor chip 300 . Further, the adhesive metal layer 610 may prevent or reduce the diffusion of metal included in the heat transfer material layer 620 (described in greater detail below) into the first semiconductor chip 300 .
  • the adhesive metal layer 610 may include, for example, at least one of titanium (Ti), titanium-tungsten (Ti—W), chromium (Cr), and aluminum (Al).
  • the adhesive metal layer 610 according to an example embodiment may be titanium (Ti).
  • the heat transfer material layer 620 may be formed continuously along the adhesive metal layer 610 .
  • a thickness H 3 of the heat transfer material layer 620 on the barrier layer 500 may be the same as a thickness H 1 of the heat transfer material layer 620 on the first semiconductor chip 300 .
  • the thickness H 1 of the heat transfer material layer 620 on the first semiconductor chip 300 and the thickness H 3 of the heat transfer material layer 620 on the barrier layer 500 may be greater than a thickness H 2 of the barrier layer 500 .
  • Heat generated from the first semiconductor chip 300 and the second semiconductor chip 400 may be discharged to the outside through the heat transfer material layer 620 .
  • the heat transfer material layer 620 may be thick. Thus, the heat transfer material layer 620 may effectively discharge heat, which is generated from the first semiconductor chip 300 and the second semiconductor chip 400 , to the outside.
  • a warpage phenomenon due to a mismatch of thermal expansion coefficients between different kinds of materials may be adjusted using the thickness and rigidity of the heat transfer material layer 620 .
  • the heat transfer material layer 620 may include a material having high heat conductivity.
  • the heat transfer material layer 620 may be, for example, at least one metal material selected from silver (Ag), aluminum (Al), copper (Cu), platinum (Pt), zinc (Zn), nickel (Ni), and iron (Fe), or an alloy of the metal materials.
  • the heat transfer material layer 620 may include copper (Cu).
  • FIG. 2 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
  • the semiconductor package according to the present example embodiment may include the substrate 100 , the first connection terminal 110 , the molding part 200 , the second connection terminal 210 , the first semiconductor chip 300 , the second semiconductor chip 400 , the barrier layer 500 , and the heat transfer part 600 .
  • the thickness H 1 of the heat transfer material layer 620 on the first semiconductor chip 300 may be greater than the thickness H 3 of the heat transfer material layer 620 on the barrier layer 500 .
  • the thickness H 1 of the heat transfer material layer 620 on the first semiconductor chip 300 may be substantially the same as the sum of the thickness H 2 of the barrier layer 500 and the thicknesses H 3 of the heat transfer material layer 620 on the barrier layer 500 .
  • a step may not be formed on the upper face of the heat transfer material layer 620 .
  • FIG. 3 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
  • the semiconductor package according to the present example embodiment may include the substrate 100 , the first connection terminal 110 , the molding part 200 , the second connection terminal 210 , the first semiconductor chip 300 , the second semiconductor chip 400 , the barrier layer 500 , and the heat transfer part 600 .
  • the barrier layer 500 may be disposed on the second semiconductor chip 400 .
  • the barrier layer 500 may include the opening 510 that exposes the entire upper face of the first semiconductor chip 300 .
  • the barrier layer 500 may cover the entire upper face of the second semiconductor chip 400 .
  • the barrier layer 500 may not cover the entire upper face of the first semiconductor chip 300 .
  • the barrier layer 500 may not extend over the first semiconductor chip 300 .
  • the barrier layer 500 may be formed up to a certain point between the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400 .
  • FIG. 4 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
  • the semiconductor package according to the present example embodiment may include the substrate 100 , the first connection terminal 110 , the molding part 200 , the second connection terminal 210 , the first semiconductor chip 300 , the second semiconductor chip 400 , the barrier layer 500 , and the heat transfer part 600 .
  • the adhesive metal layer 610 may be continuously formed along the upper face of the barrier layer 500 and the upper face of the first semiconductor chip 300 .
  • An undercut may be formed at an end portion of the adhesive metal layer 610 .
  • lateral edges of the adhesive metal layer 610 may be inset towards the center of the semiconductor package.
  • the undercut of the adhesive metal layer 610 may be formed, for example, in a process of removing the adhesive metal layer 610 from the molding part 200 .
  • the thickness H 1 of the heat transfer material layer 620 on the first semiconductor chip 300 may be greater than the thickness H 3 of the heat transfer material layer 620 on the barrier layer 500 .
  • the upper face of the heat transfer material layer 620 on the barrier layer 500 may be disposed on the same plane as the upper face of the heat transfer material layer 620 on the first semiconductor chip 300 .
  • a step may not be formed on the upper face of the heat transfer material layer 620 .
  • FIG. 5 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
  • the semiconductor package according to the present example embodiment may include a package substrate 700 .
  • the package substrate 700 may be a printed circuit board (PCB), a ceramic substrate, or the like.
  • the package substrate 700 may include a plurality of insulating films and internal wiring layers.
  • the package substrate 700 may include an upper face 700 a and a lower face 700 b facing each other.
  • a semiconductor package according to another example embodiment may be disposed on the upper face 700 a of the package substrate 700 .
  • the third connection terminal 710 may be disposed on the lower face 700 b of the package substrate 700 .
  • the third connection terminal 710 may be, for example, a conductive ball or a solder ball.
  • the semiconductor package may be electrically connected to an external device through the third connection terminal 710 .
  • the number of the third connection terminals 710 shown in the drawing is for convenience of explanation, and may be varied.
  • the package substrate 700 and the substrate 100 may be electrically connected to each other through the first connection terminal 110 .
  • An underfill material 120 may fill a space between the first connection terminals 110 adjacent to each other.
  • the underfill material 120 may protect the first connection terminals 110 .
  • the underfill material 120 may include, for example, an epoxy-based resin, benzocyclobutene or polyimide. In an example embodiment, the underfill material 120 may further include a silica filler. In an example embodiment, the underfill material 120 may include an adhesive and a flux. The flux may include an oxide film remover. In an example embodiment, the underfill material 120 may include silica filler or flux. In an example embodiment, the underfill material 120 may include a non-conductive paste.
  • FIG. 6 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
  • the semiconductor package according to the present example embodiment may include a heat slug 800 .
  • the heat slug 800 may extend from one side of the package substrate 700 to the other side.
  • the heat slug 800 may extend along the upper face of the heat transfer part 600 .
  • the heat slug 800 may be in contact with the heat transfer part 600 .
  • the heat slug 800 may be in contact with the heat transfer material layer 620 .
  • Heat generated in the semiconductor package may be transferred to the heat transfer part 600 .
  • the heat transferred to the heat transfer part 600 may easily escape to the outside through the heat slug 800 .
  • the semiconductor package according to the present example embodiment includes the heat transfer material layer 620 and the heat slug 800 .
  • the thermal characteristics of the semiconductor package may be enhanced.
  • the heat slug 800 may include a metal and may have a higher thermal conductivity than air.
  • the heat slug 800 may include copper (Cu), iron (Fe), nickel (Ni), cobalt (Co), tungsten (W), chromium (Cr), silver (Ag), gold (Au), platinum (Pt), tin (Sn), aluminum (Al), magnesium (Mg), silicon (Si), zinc (Zn), or combinations thereof.
  • FIG. 7 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
  • the heat slug 800 may be disposed on the heat transfer part 600 , e.g., only on an upper surface thereof.
  • the heat slug 800 may be in contact with the heat transfer part 600 .
  • the heat slug 800 may be in contact with the heat transfer material layer 620 .
  • Heat generated in the semiconductor package may be transferred to the heat transfer part 600 .
  • Heat transferred to the heat transfer part 600 may easily escape to the outside through the heat slug 800 .
  • FIGS. 8 to 16 A method of fabricating a semiconductor package according to an example embodiment will now be described with reference to FIGS. 8 to 16 .
  • FIGS. 8 to 16 illustrate stages in a method of fabricating a semiconductor package according to an example embodiment.
  • the substrate 100 may include the first semiconductor chip 300 , the second semiconductor chip 400 , and the molding part 200 .
  • the substrate 100 may be attached to a carrier 160 .
  • the first trench 250 and the second trench 230 may be formed in the molding part 200 .
  • the first semiconductor chip 300 may be mounted in the first trench 230 .
  • the second semiconductor chip 400 may be mounted in the second trench 250 .
  • the upper face of the molding part 200 may have the same plane as the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400 .
  • the substrate 100 may be attached to the top of the carrier 160 .
  • the substrate 100 attached to the carrier 160 may be easily handled. Further, since the substrate 100 is attached to the carrier 160 , damage and warpage of the substrate 100 may be reduced or prevented.
  • the carrier 160 may include, for example, silicon, metal, glass, plastic, ceramic, or the like.
  • the barrier layer 500 may be formed on the upper face of the first semiconductor chip 300 , the upper face of the second semiconductor chip 400 , and the upper face of the molding part 200 .
  • the barrier layer 500 may be formed by a deposition or coating process.
  • the barrier layer 500 may include a photosensitive polymer having positive photosensitivity.
  • the barrier layer 500 may include a photosensitive polymer having negative photosensitivity.
  • a part of the barrier layer 500 may be removed.
  • the barrier layer 500 may be removed to expose at least a part of the first semiconductor chip 300 .
  • the barrier layer 500 includes a photosensitive polymer having negative photosensitivity
  • the light-shielded portion of the barrier layer 500 may be removed by a developer.
  • the exposed portion of the barrier layer 500 may remain even after development. Therefore, the barrier layer 500 on the first semiconductor chip 300 may be shielded from light.
  • the exposed portion of the barrier layer 500 may be removed by a developer.
  • the light-shielded portion of the barrier layer 500 may remain even after development. Therefore, the barrier layer 500 on the first semiconductor chip 300 may be exposed.
  • the adhesive metal layer 610 may be formed on the barrier layer 500 and the exposed first semiconductor chip 300 .
  • the adhesive metal layer 610 may cover the upper face and the side face of the barrier layer 500 .
  • the adhesive metal layer 610 may cover the upper face of the exposed first semiconductor chip 300 .
  • the adhesive metal layer 610 may include titanium (Ti), for example.
  • the adhesive metal layer 610 may be formed using, for example, methods such as a physical vapor deposition (PVD) method, a sputtering method, and a chemical vapor deposition (CVD) method.
  • PVD physical vapor deposition
  • CVD chemical vapor deposition
  • a mask pattern 650 may be formed on the adhesive metal layer 610 .
  • the mask pattern 650 may be formed on the upper face of the adhesive metal layer 610 between the semiconductor packages adjacent to each other.
  • the mask pattern 650 may be formed through a photoresist application and a patterning process.
  • a seed layer 615 may be formed on the adhesive metal layer 610 .
  • the seed layer 615 on the upper face of the adhesive metal layer 610 may be used as a seed layer of the heat transfer material layer 620 .
  • the seed layer 615 may be formed on the upper face of the adhesive metal layer 610 exposed by the mask pattern 650 .
  • the seed layer 615 may include copper (Cu) for example.
  • the seed layer 615 may be formed using, for example, methods such as a physical vapor deposition (PVD) method, a sputtering method, and a chemical vapor deposition (CVD) method.
  • PVD physical vapor deposition
  • CVD chemical vapor deposition
  • the heat transfer material layer 620 may be formed.
  • the heat transfer material layer 620 may be grown by, for example, an electroplating method on the seed layer 615 .
  • the heat transfer material layer 620 may be formed on the seed layer 615 exposed by the mask pattern 650 .
  • the uppermost face of the heat transfer material layer 620 may be lower than the uppermost face of the mask pattern 650 .
  • the thickness of the heat transfer material layer 620 may be greater than the thickness of the barrier layer 500 .
  • the thickness of the heat transfer material layer 620 may be adjusted depending on the process conditions.
  • the mask pattern 650 may be removed. A part of the adhesive metal layer 610 may be exposed by the removal of the mask pattern 650 . The exposed adhesive metal layer 610 may be at a location to be diced in a subsequent process.
  • the exposed adhesive metal layer 610 may be removed.
  • the adhesive metal layer 610 may be removed for the convenience of the dicing process.
  • the adhesive metal layer 610 may be removed from the substrate 100 using, for example, an etching process.
  • the adhesive metal layer 610 may be removed using, for example, a wet etching process.
  • a wet etching process solution may selectively etch only the adhesive metal layer 610 .
  • the wet etching process solution may not damage the heat transfer material layer 620 or the barrier layer 500 .
  • the wet etching process solution may permeate into the end of the adhesive metal layer 610 .
  • an undercut may occur at the end of the adhesive metal layer 610 .
  • a tape 850 may be attached on the heat transfer material layer 620 . Subsequently, the top and bottom of the semiconductor package may be inverted.
  • the carrier 160 may be removed from the substrate 100 . Subsequently, a plurality of semiconductor packages may be diced for each semiconductor package through a dicing process. In the dicing process, a cutting wheel or a laser may be used.
  • the first connection terminal 110 may be attached to the lower face of the substrate 100 to which no semiconductor package is attached.
  • the tape 850 on the heat transfer material layer 620 may be removed.
  • the semiconductor package, from which the tape 850 is removed, may be disposed on the upper face 700 a of the package substrate 700 .
  • the package substrate 700 may be a printed circuit board (PCB).
  • the package substrate 700 may be electrically connected to the substrate 100 through the first connection terminal 110 .
  • the package substrate 700 may be connected to an external device through the third connection terminal 710 .
  • the heat slug 800 may be further formed on the package substrate 700 .
  • the heat slug 800 may be further formed on the heat transfer material layer 620 .
  • embodiments may provide a semiconductor package that effectively controls heat generated from a semiconductor chip.
  • Embodiments may also provide a semiconductor package with improved product reliability.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

A semiconductor package includes a first semiconductor chip and a second semiconductor chip on a substrate, a barrier layer on the first semiconductor chip and the second semiconductor chip, the barrier layer having an opening through which at least a part of the first semiconductor chip is exposed, and a heat transfer part on the barrier layer, the heat transfer part extending along an upper face of the barrier layer and filling the opening.

Description

Korean Patent Application No. 10-2019-0077851, filed on Jun. 28, 2019, in the Korean Intellectual Property Office, and entitled: “Semiconductor Package,” is incorporated by reference herein in its entirety.
BACKGROUND 1. Field
Embodiments relate to a semiconductor package.
2. Description of the Related Art
Recently, with demands for high performance, a semiconductor chip size and an accompanying semiconductor package size have increased. Meanwhile, the thickness of the semiconductor package has rather decreased with a sliming tendency of an electronic device. A semiconductor package may provide multi-functionality, high capacity, and miniaturization. By integrating a plurality of semiconductor chips in a single semiconductor package, it has become possible to provide high capacity and multiple functions, while greatly reducing the size of the semiconductor package.
SUMMARY
Embodiments are directed to a semiconductor package, including a first semiconductor chip and a second semiconductor chip on a substrate, a barrier layer on the first semiconductor chip and the second semiconductor chip, the barrier layer having an opening through which at least a part of the first semiconductor chip is exposed, and a heat transfer part on the barrier layer, the heat transfer part extending along an upper face of the barrier layer and filling the opening.
Embodiments are also directed to a semiconductor package, including a first semiconductor chip on a substrate, a second semiconductor chip on the substrate and spaced apart from the first semiconductor chip, and a heat transfer part on the first semiconductor chip and the second semiconductor chip, the heat transfer part being in direct contact with the first semiconductor chip, and not contacting the second semiconductor chip.
Embodiments are also directed to a semiconductor package, including a substrate, a molding part on the substrate and including a first trench and a second trench through which an upper face of the substrate is exposed, a first semiconductor chip in the first trench and electrically connected to the substrate, a second semiconductor chip in the second trench and electrically connected to the substrate, a barrier layer on an upper face of the molding part, the barrier layer covering the second semiconductor chip and including an opening through which at least a part of the first semiconductor chip is exposed, and a heat transfer part on the barrier layer and in direct contact with the first semiconductor chip exposed by the opening.
BRIEF DESCRIPTION OF THE DRAWINGS
Features will become apparent to those of skill in the art by describing in detail example embodiments with reference to the attached drawings in which:
FIG. 1 illustrates a diagram of a semiconductor package according to an example embodiment;
FIG. 2 illustrates a diagram of a semiconductor package according to an example embodiment;
FIG. 3 illustrates a diagram of a semiconductor package according to an example embodiment;
FIG. 4 illustrates a diagram of a semiconductor package according to an example embodiment;
FIG. 5 illustrates a diagram of a semiconductor package according to an example embodiment;
FIG. 6 illustrates a diagram of a semiconductor package according to an example embodiment;
FIG. 7 illustrates a diagram of a semiconductor package according to an example embodiment;
FIG. 8 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment;
FIG. 9 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment;
FIG. 10 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment;
FIG. 11 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment;
FIG. 12 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment;
FIG. 13 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment;
FIG. 14 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment;
FIG. 15 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment; and
FIG. 16 illustrates a stage in a method of fabricating a semiconductor package according to an example embodiment.
 DETAILED DESCRIPTION
FIG. 1 is a diagram of a semiconductor package according to an example embodiment.
Referring to FIG. 1, a semiconductor package according to an example embodiment may include a substrate 100, a first connection terminal 110, a molding part 200, a second connection terminal 210, a first semiconductor chip 300, a second semiconductor chip 400, a barrier layer 500, and a heat transfer part 600.
The substrate 100 may be an interposer substrate, and may include, for example, FR4, polyimide, silicon or glass.
The substrate 100 may include an upper face 100 a and a lower face 100 b facing each other.
The first connection terminal 110 may be disposed on the lower face 100 b of the substrate 100. The first connection terminal 110 may include, for example, conductive bumps. The first connection terminal 110 may be a conductive ball or a solder ball.
The semiconductor package may be electrically connected to an external device or another package substrate through the first connection terminal 110. The number of the first connection terminals 110 shown in the drawing is for convenience of explanation, and may be varied.
The first semiconductor chip 300 and the second semiconductor chip 400 may be disposed on the upper face 100 a of the substrate 100. The second connection terminal 210 may be disposed on one face of the first semiconductor chip 300 and one face of the second semiconductor chip 400.
The second connection terminal 210 may be, for example, a solder ball or a conductive bump. The first semiconductor chip 300 and the second semiconductor chip 400 may be electrically connected to the substrate 100 through the second connection terminal 210.
The substrate 100 may include a plurality of insulating films and internal wiring layers. The first semiconductor chip 300 and the second semiconductor chip 400 may be electrically connected to each other through the internal wiring layer of the substrate 100.
The first semiconductor chip 300 and the second semiconductor chip 400 may be memory chips or logic chips. In the following description, the first semiconductor chip 300 may be a logic chip, and the second semiconductor chip 400 may be a memory chip.
The logic chip may be, for example, a central processing unit (CPU), a controller, an application specific integrated circuit (ASIC), or the like. The memory chip may be, for example, a volatile memory chip such as a dynamic random access memory (DRAM) or a static RAM (SRAM), or a non-volatile memory scale chip such as a phase-change RAM (PRAM), a magneto resistive RAM (MRAM), a ferroelectric RAM (FeRAM), or a resistive RAM (RRAM). The memory chip may be a high bandwidth memory (HBM) memory chip in which a plurality of DRAM memory chips is stacked.
The molding part 200 may be formed on the upper face 100 a of the substrate 100. The molding part 200 may include a first trench 250 and a second trench 230. The first semiconductor chip 300 may be disposed in the first trench 250, and the second semiconductor chip 400 may be disposed in the second trench 230.
The molding part 200 may be interposed between the first semiconductor chip 300 and the second semiconductor chip 400. The molding part 200 may fill, e.g., completely fill, a space between the first semiconductor chip 300 and the substrate 100, and a space between the second semiconductor chip 400 and the substrate 100. The molding part 200 may fill, e.g., completely fill, the spaces between the second connection terminals 210 adjacent to each other. Thus, the molding part 200 may wrap the first semiconductor chip 300, the second semiconductor chip 400, and the second connection terminal 210.
The molding part 200 may expose the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400. For example, the upper face of the molding part 200 may be located at the same plane as the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400.
The molding part 200 may be formed to protect the first semiconductor chip 300 and the second semiconductor chip 400.
The molding part 200 may include, for example, an epoxy molding compound (EMC), or two or more kinds of silicon hybrid materials.
The barrier layer 500 may be disposed on the upper face of the first semiconductor chip 300, the upper face of the second semiconductor chip 400, and the upper face of the molding part 200. The barrier layer 500 may include an opening 510 through which at least a part of the first semiconductor chip 300 is exposed.
A width W2 of the barrier layer 500 may be greater than a width W1 of the second semiconductor chip 400. The barrier layer 500 may cover the entire upper face of the second semiconductor chip 400. The barrier layer 500 may cover at least a part of the upper face of the first semiconductor chip 300.
The second semiconductor chip 400 may have a structure in which a plurality of memory chips is stacked. Each memory chip included in the second semiconductor chip 400 may be thinner than the first semiconductor chip 300.
When a metal material layer is formed on a memory chip included in the second semiconductor chip 400, metal from the metal material layer may diffuse into an element portion of the memory chip, e.g., metal may diffuse into the upperr lost memory chip when a metal material layer is formed on the second semiconductor chip 400. The barrier layer 500 disposed on the upper face of the second semiconductor chip 400 may reduce or eliminate the metal diffusion into the memory chip so that the reliability of the second semiconductor chip 400 may be maintained.
The barrier layer 500 may include, for example, a photo imagable dielectric (PID). Thus, the barrier layer 500 may include a photosensitive insulating material. In another implementation, the barrier layer 500 may include epoxy or polyimide.
The heat transfer part 600 may be disposed on the barrier layer 500. The heat transfer part 600 may extend along the upper face of the barrier layer 500.
The heat transfer part 600 may fill the opening 510 of the barrier layer 500. Thus, the heat transfer part 600 may be continuously formed along the upper face of the barrier layer 500 and the upper face of the first semiconductor chip 300.
The heat transfer part 600 may be in direct contact with the first semiconductor chip 300. The heat transfer part 600 may not be in contact with the second semiconductor chip 400, e.g., due to the barrier layer 500 being interposed therebetween.
The first semiconductor chip 300 may be, for example, a logic chip. The first semiconductor chip 300 may generate more heat than the second semiconductor chip 400. As the first semiconductor chip 300 is in direct contact with the heat transfer part 600, the heat generated from the first semiconductor chip 300 may be readily discharged to the outside through the heat transfer part 600. Accordingly, the semiconductor package according to an example embodiment may be improved in reliability and operating performance.
The heat transfer part 600 may include, for example, an adhesive metal layer 610 and a heat transfer material layer 620.
The adhesive metal layer 610 may be continuously formed along the upper face of the barrier layer 500 and the upper face of the first semiconductor chip 300.
The adhesive metal layer 610 may be interposed between the heat transfer material layer 620 and the barrier layer 500. The adhesive metal layer 610 may be interposed between the heat transfer material layer 620 and the first semiconductor chip 300.
The adhesive metal layer 610 enhance adhesion of the heat transfer material layer 620 to the barrier layer 500 and the first semiconductor chip 300. Further, the adhesive metal layer 610 may prevent or reduce the diffusion of metal included in the heat transfer material layer 620 (described in greater detail below) into the first semiconductor chip 300.
The adhesive metal layer 610 may include, for example, at least one of titanium (Ti), titanium-tungsten (Ti—W), chromium (Cr), and aluminum (Al). The adhesive metal layer 610 according to an example embodiment may be titanium (Ti).
The heat transfer material layer 620 may be formed continuously along the adhesive metal layer 610.
A thickness H3 of the heat transfer material layer 620 on the barrier layer 500 may be the same as a thickness H1 of the heat transfer material layer 620 on the first semiconductor chip 300.
The thickness H1 of the heat transfer material layer 620 on the first semiconductor chip 300 and the thickness H3 of the heat transfer material layer 620 on the barrier layer 500 may be greater than a thickness H2 of the barrier layer 500.
Heat generated from the first semiconductor chip 300 and the second semiconductor chip 400 may be discharged to the outside through the heat transfer material layer 620. The heat transfer material layer 620 may be thick. Thus, the heat transfer material layer 620 may effectively discharge heat, which is generated from the first semiconductor chip 300 and the second semiconductor chip 400, to the outside.
According to the present example embodiment, a warpage phenomenon due to a mismatch of thermal expansion coefficients between different kinds of materials may be adjusted using the thickness and rigidity of the heat transfer material layer 620.
The heat transfer material layer 620 may include a material having high heat conductivity. The heat transfer material layer 620 may be, for example, at least one metal material selected from silver (Ag), aluminum (Al), copper (Cu), platinum (Pt), zinc (Zn), nickel (Ni), and iron (Fe), or an alloy of the metal materials. In an example embodiment, the heat transfer material layer 620 may include copper (Cu).
FIG. 2 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
Referring to FIG. 2, the semiconductor package according to the present example embodiment may include the substrate 100, the first connection terminal 110, the molding part 200, the second connection terminal 210, the first semiconductor chip 300, the second semiconductor chip 400, the barrier layer 500, and the heat transfer part 600.
According to the present example embodiment, the thickness H1 of the heat transfer material layer 620 on the first semiconductor chip 300 may be greater than the thickness H3 of the heat transfer material layer 620 on the barrier layer 500.
The thickness H1 of the heat transfer material layer 620 on the first semiconductor chip 300 may be substantially the same as the sum of the thickness H2 of the barrier layer 500 and the thicknesses H3 of the heat transfer material layer 620 on the barrier layer 500.
Thus, a step may not be formed on the upper face of the heat transfer material layer 620.
FIG. 3 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
Referring to FIG. 3, the semiconductor package according to the present example embodiment may include the substrate 100, the first connection terminal 110, the molding part 200, the second connection terminal 210, the first semiconductor chip 300, the second semiconductor chip 400, the barrier layer 500, and the heat transfer part 600.
The barrier layer 500 may be disposed on the second semiconductor chip 400. The barrier layer 500 may include the opening 510 that exposes the entire upper face of the first semiconductor chip 300.
The barrier layer 500 may cover the entire upper face of the second semiconductor chip 400. The barrier layer 500 may not cover the entire upper face of the first semiconductor chip 300. For example, the barrier layer 500 may not extend over the first semiconductor chip 300. In another implementation, the barrier layer 500 may be formed up to a certain point between the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400.
FIG. 4 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
Referring to FIG. 4, the semiconductor package according to the present example embodiment may include the substrate 100, the first connection terminal 110, the molding part 200, the second connection terminal 210, the first semiconductor chip 300, the second semiconductor chip 400, the barrier layer 500, and the heat transfer part 600.
The adhesive metal layer 610 may be continuously formed along the upper face of the barrier layer 500 and the upper face of the first semiconductor chip 300. An undercut may be formed at an end portion of the adhesive metal layer 610. For example, lateral edges of the adhesive metal layer 610 may be inset towards the center of the semiconductor package. The undercut of the adhesive metal layer 610 may be formed, for example, in a process of removing the adhesive metal layer 610 from the molding part 200.
The thickness H1 of the heat transfer material layer 620 on the first semiconductor chip 300 may be greater than the thickness H3 of the heat transfer material layer 620 on the barrier layer 500.
The upper face of the heat transfer material layer 620 on the barrier layer 500 may be disposed on the same plane as the upper face of the heat transfer material layer 620 on the first semiconductor chip 300.
A step may not be formed on the upper face of the heat transfer material layer 620.
FIG. 5 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
Referring to FIG. 5, the semiconductor package according to the present example embodiment may include a package substrate 700.
The package substrate 700 may be a printed circuit board (PCB), a ceramic substrate, or the like. The package substrate 700 may include a plurality of insulating films and internal wiring layers.
The package substrate 700 may include an upper face 700 a and a lower face 700 b facing each other.
A semiconductor package according to another example embodiment may be disposed on the upper face 700 a of the package substrate 700.
The third connection terminal 710 may be disposed on the lower face 700 b of the package substrate 700. The third connection terminal 710 may be, for example, a conductive ball or a solder ball.
The semiconductor package may be electrically connected to an external device through the third connection terminal 710. The number of the third connection terminals 710 shown in the drawing is for convenience of explanation, and may be varied.
The package substrate 700 and the substrate 100 may be electrically connected to each other through the first connection terminal 110. An underfill material 120 may fill a space between the first connection terminals 110 adjacent to each other. The underfill material 120 may protect the first connection terminals 110.
The underfill material 120 may include, for example, an epoxy-based resin, benzocyclobutene or polyimide. In an example embodiment, the underfill material 120 may further include a silica filler. In an example embodiment, the underfill material 120 may include an adhesive and a flux. The flux may include an oxide film remover. In an example embodiment, the underfill material 120 may include silica filler or flux. In an example embodiment, the underfill material 120 may include a non-conductive paste.
FIG. 6 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
Referring to FIG. 6, the semiconductor package according to the present example embodiment may include a heat slug 800.
The heat slug 800 may extend from one side of the package substrate 700 to the other side. The heat slug 800 may extend along the upper face of the heat transfer part 600.
The heat slug 800 may be in contact with the heat transfer part 600. For example, the heat slug 800 may be in contact with the heat transfer material layer 620.
Heat generated in the semiconductor package may be transferred to the heat transfer part 600. The heat transferred to the heat transfer part 600 may easily escape to the outside through the heat slug 800.
The semiconductor package according to the present example embodiment includes the heat transfer material layer 620 and the heat slug 800. Thus, the thermal characteristics of the semiconductor package may be enhanced.
The heat slug 800 may include a metal and may have a higher thermal conductivity than air. For example, the heat slug 800 may include copper (Cu), iron (Fe), nickel (Ni), cobalt (Co), tungsten (W), chromium (Cr), silver (Ag), gold (Au), platinum (Pt), tin (Sn), aluminum (Al), magnesium (Mg), silicon (Si), zinc (Zn), or combinations thereof.
FIG. 7 is a diagram of a semiconductor package according to an example embodiment. For convenience of explanation, the description will focus on differences from the semiconductor package according to an example embodiment described above.
In the present example embodiment, the heat slug 800 may be disposed on the heat transfer part 600, e.g., only on an upper surface thereof. The heat slug 800 may be in contact with the heat transfer part 600. For example, the heat slug 800 may be in contact with the heat transfer material layer 620.
Heat generated in the semiconductor package may be transferred to the heat transfer part 600. Heat transferred to the heat transfer part 600 may easily escape to the outside through the heat slug 800.
A method of fabricating a semiconductor package according to an example embodiment will now be described with reference to FIGS. 8 to 16.
FIGS. 8 to 16 illustrate stages in a method of fabricating a semiconductor package according to an example embodiment.
Referring to FIG. 8, the substrate 100 may include the first semiconductor chip 300, the second semiconductor chip 400, and the molding part 200. The substrate 100 may be attached to a carrier 160.
The first trench 250 and the second trench 230 may be formed in the molding part 200.
The first semiconductor chip 300 may be mounted in the first trench 230. The second semiconductor chip 400 may be mounted in the second trench 250.
The upper face of the molding part 200 may have the same plane as the upper face of the first semiconductor chip 300 and the upper face of the second semiconductor chip 400.
The substrate 100 may be attached to the top of the carrier 160. The substrate 100 attached to the carrier 160 may be easily handled. Further, since the substrate 100 is attached to the carrier 160, damage and warpage of the substrate 100 may be reduced or prevented.
The carrier 160 may include, for example, silicon, metal, glass, plastic, ceramic, or the like.
Subsequently, the barrier layer 500 may be formed on the upper face of the first semiconductor chip 300, the upper face of the second semiconductor chip 400, and the upper face of the molding part 200.
The barrier layer 500 may be formed by a deposition or coating process. The barrier layer 500 may include a photosensitive polymer having positive photosensitivity. Alternatively, the barrier layer 500 may include a photosensitive polymer having negative photosensitivity.
Referring to FIG. 9, a part of the barrier layer 500 may be removed. For example, the barrier layer 500 may be removed to expose at least a part of the first semiconductor chip 300.
When the barrier layer 500 includes a photosensitive polymer having negative photosensitivity, the light-shielded portion of the barrier layer 500 may be removed by a developer. The exposed portion of the barrier layer 500 may remain even after development. Therefore, the barrier layer 500 on the first semiconductor chip 300 may be shielded from light.
When the barrier layer 500 includes a photosensitive polymer having positive photosensitivity, the exposed portion of the barrier layer 500 may be removed by a developer. The light-shielded portion of the barrier layer 500 may remain even after development. Therefore, the barrier layer 500 on the first semiconductor chip 300 may be exposed.
Referring to FIG. 10, the adhesive metal layer 610 may be formed on the barrier layer 500 and the exposed first semiconductor chip 300.
The adhesive metal layer 610 may cover the upper face and the side face of the barrier layer 500. The adhesive metal layer 610 may cover the upper face of the exposed first semiconductor chip 300.
The adhesive metal layer 610 may include titanium (Ti), for example.
The adhesive metal layer 610 may be formed using, for example, methods such as a physical vapor deposition (PVD) method, a sputtering method, and a chemical vapor deposition (CVD) method.
Net, a mask pattern 650 may be formed on the adhesive metal layer 610.
The mask pattern 650 may be formed on the upper face of the adhesive metal layer 610 between the semiconductor packages adjacent to each other.
The mask pattern 650 may be formed through a photoresist application and a patterning process.
Referring to FIG. 11, a seed layer 615 may be formed on the adhesive metal layer 610. The seed layer 615 on the upper face of the adhesive metal layer 610 may be used as a seed layer of the heat transfer material layer 620.
The seed layer 615 may be formed on the upper face of the adhesive metal layer 610 exposed by the mask pattern 650.
The seed layer 615 may include copper (Cu) for example.
The seed layer 615 may be formed using, for example, methods such as a physical vapor deposition (PVD) method, a sputtering method, and a chemical vapor deposition (CVD) method.
Referring to FIG. 12, the heat transfer material layer 620 may be formed. The heat transfer material layer 620 may be grown by, for example, an electroplating method on the seed layer 615.
The heat transfer material layer 620 may be formed on the seed layer 615 exposed by the mask pattern 650. The uppermost face of the heat transfer material layer 620 may be lower than the uppermost face of the mask pattern 650.
The thickness of the heat transfer material layer 620 may be greater than the thickness of the barrier layer 500. The thickness of the heat transfer material layer 620 may be adjusted depending on the process conditions.
Referring to FIG. 13, after the heat transfer material layer 620 is formed, the mask pattern 650 may be removed. A part of the adhesive metal layer 610 may be exposed by the removal of the mask pattern 650. The exposed adhesive metal layer 610 may be at a location to be diced in a subsequent process.
Referring to FIG. 14, the exposed adhesive metal layer 610 may be removed. The adhesive metal layer 610 may be removed for the convenience of the dicing process.
The adhesive metal layer 610 may be removed from the substrate 100 using, for example, an etching process. The adhesive metal layer 610 may be removed using, for example, a wet etching process. A wet etching process solution may selectively etch only the adhesive metal layer 610. The wet etching process solution may not damage the heat transfer material layer 620 or the barrier layer 500.
In an implementation, in the wet etching process, the wet etching process solution may permeate into the end of the adhesive metal layer 610. For example, as shown in FIG. 4, an undercut may occur at the end of the adhesive metal layer 610.
Referring to FIG. 15, a tape 850 may be attached on the heat transfer material layer 620. Subsequently, the top and bottom of the semiconductor package may be inverted.
After temporarily fixing the semiconductor package with the tape 850, the carrier 160 may be removed from the substrate 100. Subsequently, a plurality of semiconductor packages may be diced for each semiconductor package through a dicing process. In the dicing process, a cutting wheel or a laser may be used.
The first connection terminal 110 may be attached to the lower face of the substrate 100 to which no semiconductor package is attached.
Referring to FIG. 16, the tape 850 on the heat transfer material layer 620 may be removed.
The semiconductor package, from which the tape 850 is removed, may be disposed on the upper face 700 a of the package substrate 700.
The package substrate 700 may be a printed circuit board (PCB). The package substrate 700 may be electrically connected to the substrate 100 through the first connection terminal 110. The package substrate 700 may be connected to an external device through the third connection terminal 710.
Subsequently, referring again to FIG. 6, the heat slug 800 may be further formed on the package substrate 700. For example, referring again to FIG. 7, the heat slug 800 may be further formed on the heat transfer material layer 620.
By way of summation and review, effectively dissipating heat generated from a semiconductor chip is desired.
As described above, embodiments may provide a semiconductor package that effectively controls heat generated from a semiconductor chip. Embodiments may also provide a semiconductor package with improved product reliability.
Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. In some instances, as would be apparent to one of ordinary skill in the art as of the filing of the present application, features, characteristics, and/or elements described in connection with a particular embodiment may be used singly or in combination with features, characteristics, and/or elements described in connection with other embodiments unless otherwise specifically indicated. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.

Claims (20)

What is claimed is:
1. A semiconductor package, comprising:
a first semiconductor chip and a second semiconductor chip on a substrate, the first and second semiconductor chips being equal in thickness such that uppermost faces of the first and second semiconductor chips are located at a same height from the substrate;
a barrier layer on the first semiconductor chip and the second semiconductor chip, the barrier layer having an opening that exposes the uppermost face of the first semiconductor chip; and
a heat transfer part on the barrier layer, the heat transfer part extending along an upper face of the barrier layer and filling the opening, wherein:
the barrier layer extends continuously across an entirety of the uppermost face of the second semiconductor chip, and
the opening has a width, in a direction parallel to the uppermost face of the first semiconductor chip, that is the same as or less than a width of the uppermost face of the first semiconductor chip.
2. The semiconductor package as claimed in claim 1, wherein a thickness of the heat transfer part is greater than a thickness of the barrier layer.
3. The semiconductor package as claimed in claim 1, wherein the heat transfer part on the first semiconductor chip has substantially the same thickness as the heat transfer part on the barrier layer.
4. The semiconductor package as claimed in claim 1, wherein the heat transfer part on the first semiconductor chip is thicker than the heat transfer part on the barrier layer.
5. The semiconductor package as claimed in claim 1, wherein the barrier layer includes a photosensitive polymer.
6. The semiconductor package as claimed in claim 1, wherein the heat transfer part includes an adhesive metal layer and a heat transfer material layer on an upper face of the adhesive metal layer, and an undercut region is formed at an end of the adhesive metal layer.
7. The semiconductor package as claimed in claim 1, wherein the width of the opening is less than the width of the uppermost face of the first semiconductor chip, and the barrier layer is in contact with a part of the uppermost face of the first semiconductor chip.
8. The semiconductor package as claimed in claim 7, wherein:
the heat transfer part includes an adhesive metal layer and a heat transfer material layer on an upper face of the adhesive metal layer,
the heat transfer material layer includes copper, and
a portion of the heat transfer part is in direct contact with the uppermost face of the first semiconductor chip, and no portion of the heat transfer part is in direct contact with the second semiconductor chip.
9. The semiconductor package as claimed in claim 1, wherein the first semiconductor chip is a logic chip, the second semiconductor chip is a memory chip, and the first semiconductor chip and the second semiconductor chip are electrically connected to each other through the substrate.
10. A semiconductor package, comprising:
a first semiconductor chip on a substrate, the first semiconductor chip having an uppermost face located at a first height from the substrate;
a second semiconductor chip on the substrate and spaced apart from the first semiconductor chip, the second semiconductor chip having an uppermost face located at the first height from the substrate such that the uppermost faces of the first and second semiconductor chips are located at a same level; and
a heat transfer part on the first semiconductor chip and the second semiconductor chip, the heat transfer part being in direct contact with the uppermost face of the first semiconductor chip, and not contacting the second semiconductor chip.
11. The semiconductor package as claimed in claim 10, wherein a thickness of the heat transfer part on the first semiconductor chip is substantially the same as a thickness of the heat transfer part on the second semiconductor chip.
12. The semiconductor package as claimed in claim 10, wherein the heat transfer part on the first semiconductor chip is thicker than the heat transfer part on the second semiconductor chip.
13. The semiconductor package as claimed in claim 10, further comprising a barrier layer between the second semiconductor chip and the heat transfer part.
14. The semiconductor package as claimed in claim 13, wherein the barrier layer includes a photosensitive polymer.
15. The semiconductor package as claimed in claim 13, wherein the heat transfer part is thicker than the barrier layer.
16. The semiconductor package as claimed in claim 10, wherein an undercut region is formed at an end of the heat transfer part.
17. The semiconductor package as claimed in claim 10, wherein the first semiconductor chip and the second semiconductor chip are electrically connected to each other through the substrate.
18. A semiconductor package, comprising:
a substrate;
a molding part on the substrate and including a first trench and a second trench through which an upper face of the substrate is exposed;
a first semiconductor chip in the first trench and electrically connected to the substrate, an uppermost face of the first semiconductor chip being exposed by the molding part;
a second semiconductor chip in the second trench and electrically connected to the substrate, an uppermost face of the second semiconductor chip being exposed by the molding part and being located at a same height as the uppermost face of the first semiconductor chip;
a barrier layer on an upper face of the molding part, the barrier layer covering the second semiconductor chip and including an opening through which at least a part of the uppermost face of the first semiconductor chip is exposed; and
a heat transfer part on the barrier layer and in direct contact with the at least a part of the uppermost face of the first semiconductor chip exposed by the opening,
wherein the first trench and the second trench each extend continuously from the upper face of the substrate to the barrier layer.
19. The semiconductor package as claimed in claim 18, further comprising a heat slug that surrounds an outer side face of the heat transfer part and an outer side face of the molding part.
20. The semiconductor package as claimed in claim 18, wherein the barrier layer includes a photosensitive polymer.
US16/743,284 2019-06-28 2020-01-15 Semiconductor package Active 2040-02-01 US11404346B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/866,866 US12009277B2 (en) 2019-06-28 2022-07-18 Semiconductor package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020190077851A KR102653499B1 (en) 2019-06-28 2019-06-28 Semiconductor package
KR10-2019-0077851 2019-06-28

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/866,866 Continuation US12009277B2 (en) 2019-06-28 2022-07-18 Semiconductor package

Publications (2)

Publication Number Publication Date
US20200411405A1 US20200411405A1 (en) 2020-12-31
US11404346B2 true US11404346B2 (en) 2022-08-02

Family

ID=73887604

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/743,284 Active 2040-02-01 US11404346B2 (en) 2019-06-28 2020-01-15 Semiconductor package
US17/866,866 Active US12009277B2 (en) 2019-06-28 2022-07-18 Semiconductor package

Family Applications After (1)

Application Number Title Priority Date Filing Date
US17/866,866 Active US12009277B2 (en) 2019-06-28 2022-07-18 Semiconductor package

Country Status (3)

Country Link
US (2) US11404346B2 (en)
KR (1) KR102653499B1 (en)
CN (1) CN112151464A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200152601A1 (en) * 2018-11-13 2020-05-14 Shinko Electric Industries Co., Ltd. Semiconductor device
US20210366842A1 (en) * 2019-04-26 2021-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. Chip package structure
US20220352050A1 (en) * 2019-06-28 2022-11-03 Samsung Electronics Co., Ltd. Semiconductor package

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11658148B2 (en) * 2019-07-25 2023-05-23 Samsung Electronics Co., Ltd. Semiconductor package and a method for manufacturing the same
WO2022178729A1 (en) * 2021-02-24 2022-09-01 华为技术有限公司 Chip packaging structure and manufacturing method therefor, and electronic device
US11929299B2 (en) 2021-05-06 2024-03-12 Qualcomm Incorporated High-power die heat sink with vertical heat path
US11948853B2 (en) * 2021-05-06 2024-04-02 QUALCOMM Technologies Incorporated High-power die heat sink

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060055028A1 (en) * 2004-09-10 2006-03-16 Kabushiki Kaisha Toshiba Semiconductor device
US20110084379A1 (en) * 2007-03-02 2011-04-14 Renesas Electronics Corporation Semiconductor device having improved heat sink
US20120171814A1 (en) * 2010-12-31 2012-07-05 Samsung Electronics Co., Ltd. Semiconductor packages and methods of fabricating the same
KR101391089B1 (en) 2012-09-24 2014-05-07 에스티에스반도체통신 주식회사 Semiconductor package and methods for fabricating the same
US20170345763A1 (en) 2014-09-26 2017-11-30 Intel Corporation Flexible packaging architecture
US9911700B2 (en) 2016-01-26 2018-03-06 Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. Embedded packages
US20180068978A1 (en) * 2016-09-02 2018-03-08 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor package structure and method of manufacturing the same
US10170456B2 (en) 2016-12-19 2019-01-01 SK Hynix Inc. Semiconductor packages including heat transferring blocks and methods of manufacturing the same
US20190051607A1 (en) 2017-08-10 2019-02-14 Samsung Electronics Co., Ltd. Semiconductor package and method of fabricating the same
US20190074237A1 (en) 2017-09-06 2019-03-07 Google Llc Thermoelectric cooler (tec) for spot cooling of 2.5d/3d ic packages
US20190206807A1 (en) * 2017-12-28 2019-07-04 Samsung Electronics Co., Ltd. Semiconductor package
US10504824B1 (en) * 2018-09-21 2019-12-10 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit package and method
US20200235082A1 (en) * 2017-09-30 2020-07-23 Intel Corporation Stacked package with electrical connections created using high throughput additive manufacturing

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7489033B2 (en) * 2006-11-10 2009-02-10 Intel Corporation Electronic assembly with hot spot cooling
KR101762173B1 (en) * 2011-01-13 2017-08-04 삼성전자 주식회사 Wafer level light emitting device package and method of manufacturing the same
US20170025393A1 (en) * 2015-05-27 2017-01-26 Bridge Semiconductor Corporation Thermally enhanced face-to-face semiconductor assembly with heat spreader and method of making the same
KR20150123420A (en) * 2014-04-24 2015-11-04 에스케이하이닉스 주식회사 Semiconductor package and the method for manufacturing of the same
CN205984944U (en) * 2015-06-26 2017-02-22 Pep创新私人有限公司 Semiconductor package and stacked semiconductor package having
KR102653499B1 (en) * 2019-06-28 2024-03-29 삼성전자주식회사 Semiconductor package
US11784108B2 (en) * 2019-08-06 2023-10-10 Intel Corporation Thermal management in integrated circuit packages

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060055028A1 (en) * 2004-09-10 2006-03-16 Kabushiki Kaisha Toshiba Semiconductor device
US20110084379A1 (en) * 2007-03-02 2011-04-14 Renesas Electronics Corporation Semiconductor device having improved heat sink
US20120171814A1 (en) * 2010-12-31 2012-07-05 Samsung Electronics Co., Ltd. Semiconductor packages and methods of fabricating the same
US9059072B2 (en) 2010-12-31 2015-06-16 Samsung Electronics Co., Ltd. Semiconductor packages and methods of fabricating the same
KR101391089B1 (en) 2012-09-24 2014-05-07 에스티에스반도체통신 주식회사 Semiconductor package and methods for fabricating the same
US20170345763A1 (en) 2014-09-26 2017-11-30 Intel Corporation Flexible packaging architecture
US9911700B2 (en) 2016-01-26 2018-03-06 Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. Embedded packages
US20180068978A1 (en) * 2016-09-02 2018-03-08 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor package structure and method of manufacturing the same
US10170456B2 (en) 2016-12-19 2019-01-01 SK Hynix Inc. Semiconductor packages including heat transferring blocks and methods of manufacturing the same
US20190051607A1 (en) 2017-08-10 2019-02-14 Samsung Electronics Co., Ltd. Semiconductor package and method of fabricating the same
US20190074237A1 (en) 2017-09-06 2019-03-07 Google Llc Thermoelectric cooler (tec) for spot cooling of 2.5d/3d ic packages
US20200235082A1 (en) * 2017-09-30 2020-07-23 Intel Corporation Stacked package with electrical connections created using high throughput additive manufacturing
US20190206807A1 (en) * 2017-12-28 2019-07-04 Samsung Electronics Co., Ltd. Semiconductor package
US10504824B1 (en) * 2018-09-21 2019-12-10 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit package and method

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200152601A1 (en) * 2018-11-13 2020-05-14 Shinko Electric Industries Co., Ltd. Semiconductor device
US11817422B2 (en) * 2018-11-13 2023-11-14 Shinko Electric Industries Co., Ltd. Semiconductor device
US20210366842A1 (en) * 2019-04-26 2021-11-25 Taiwan Semiconductor Manufacturing Company, Ltd. Chip package structure
US11694975B2 (en) * 2019-04-26 2023-07-04 Taiwan Semiconductor Manufacturing Company, Ltd. Chip package structure
US12074119B2 (en) * 2019-04-26 2024-08-27 Taiwan Semiconductor Manufacturing Company, Ltd. Chip package structure
US20220352050A1 (en) * 2019-06-28 2022-11-03 Samsung Electronics Co., Ltd. Semiconductor package
US12009277B2 (en) * 2019-06-28 2024-06-11 Samsung Electronics Co., Ltd. Semiconductor package

Also Published As

Publication number Publication date
CN112151464A (en) 2020-12-29
US20220352050A1 (en) 2022-11-03
US20200411405A1 (en) 2020-12-31
US12009277B2 (en) 2024-06-11
KR102653499B1 (en) 2024-03-29
KR20210001568A (en) 2021-01-06

Similar Documents

Publication Publication Date Title
US12009277B2 (en) Semiconductor package
JP2009033108A (en) Semiconductor package, stacked wafer level package having the same and method of manufacturing stacked wafer level package
US10600729B2 (en) Semiconductor package
US11901276B2 (en) Semiconductor package and method of manufacturing the same
US11715645B2 (en) Method for fabricating semiconductor package
US8361838B2 (en) Semiconductor package and method for manufacturing the same via holes in semiconductor chip for plurality stack chips
KR102551352B1 (en) Semiconductor package and method of manufacturing the same
US20090215259A1 (en) Semiconductor package and method of manufacturing the same
KR20210011276A (en) Semiconductor package and method of manufacturing the same
US11515260B2 (en) Method for fabricating a semiconductor package
US20220359469A1 (en) Semiconductor package, and a package on package type semiconductor package having the same
US11973037B2 (en) Package structure and manufacturing method thereof
US11164821B2 (en) Semiconductor package
US11276632B2 (en) Semiconductor package
KR20230003727A (en) Semiconductor package and method of manufacturing the same
US20220336375A1 (en) Semiconductor package
US11462464B2 (en) Fan-out semiconductor package having redistribution line structure
CN114649273A (en) Semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, DONG KYU;PARK, JUNG-HO;KIM, JONG YOUN;AND OTHERS;REEL/FRAME:051522/0273

Effective date: 20191226

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED

STCF Information on status: patent grant

Free format text: PATENTED CASE