US11256441B2 - Semiconductor system and method for operating semiconductor system for reducing time to perform initialization of a universal flash storage (UFS) host - Google Patents

Semiconductor system and method for operating semiconductor system for reducing time to perform initialization of a universal flash storage (UFS) host Download PDF

Info

Publication number
US11256441B2
US11256441B2 US16/795,110 US202016795110A US11256441B2 US 11256441 B2 US11256441 B2 US 11256441B2 US 202016795110 A US202016795110 A US 202016795110A US 11256441 B2 US11256441 B2 US 11256441B2
Authority
US
United States
Prior art keywords
ufs
application processor
host
semiconductor system
ufs device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/795,110
Other versions
US20210004176A1 (en
Inventor
Hyun-Seung SEO
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEO, HYUN-SEUNG
Publication of US20210004176A1 publication Critical patent/US20210004176A1/en
Application granted granted Critical
Publication of US11256441B2 publication Critical patent/US11256441B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0611—Improving I/O performance in relation to response time
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/102—Program control for peripheral devices where the programme performs an interfacing function, e.g. device driver
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0625—Power saving in storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0632—Configuration or reconfiguration of storage systems by initialisation or re-initialisation of storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656—Data buffering arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • One or more example embodiments of the disclosure relate to a semiconductor system and a method for operating the semiconductor system.
  • One or more example embodiments of the disclosure provide a semiconductor system and a method for operating the semiconductor system that are capable of reducing a time to perform initialization of a universal flash storage (UFS) host so that the connection between the UFS host and a UFS device can be quickly established when an application processor that controls the UFS host exits a suspend mode.
  • UFS universal flash storage
  • a semiconductor system comprising a UFS host comprising a host controller interface, a UniPro and a M-PHY; a UFS device configured to exchange data with the UFS host through a UFS interface; and an application processor configured to control the UFS host.
  • the UFS device is configured to maintain a power-on status when the application processor operates in a suspend mode.
  • a semiconductor system comprising a universal flash storage (UFS) host, the UFS host comprising a host controller interface, a UniPro and a M-PHY; a UFS device configured to exchange data with the UFS host through a UFS interface; and an application processor which controls the UFS host.
  • the UFS device is configured to maintain a power-on status when the UFS host is in a power-off status.
  • a method for operating a semiconductor system comprising storing, by an application processor, at least one of a setting value or status information relating to at least one of a host controller interface, a UniPro, or a M-PHY of a universal flash storage (UFS) host; entering, by the UFS device, a hibernation mode; controlling, by the application processor, the UFS host to enter a suspend mode; exiting, by the application processor, the suspend mode; restoring, by the application processor, the at least one of the setting value or the status information relating to the at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host; and exiting, by the UFS device, the hibernation mode.
  • UFS universal flash storage
  • FIG. 1 is a diagram for explaining a semiconductor system according to an example embodiment of the disclosure
  • FIG. 2 is a diagram for explaining a semiconductor system according to an example embodiment of the disclosure.
  • FIG. 3 is a diagram for explaining an operation of a UFS device according to an example embodiment of the disclosure.
  • FIG. 4 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure.
  • FIG. 5 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure.
  • FIG. 6 is a diagram for explaining a comparative example in which a universal flash storage (UFS) Linkstartup task is performed in comparison with a semiconductor system and a method for operating the semiconductor system according to an example embodiment of the disclosure.
  • UFS universal flash storage
  • FIG. 1 is a diagram for explaining a semiconductor system according to an example embodiment of the disclosure.
  • FIG. 2 is a diagram for explaining the semiconductor system according to an example embodiment of the disclosure.
  • a semiconductor system 1 includes an application processor 5 , a universal flash storage (UFS) host 10 , and a UFS device 20 .
  • an application processor 5 a universal flash storage (UFS) host 10 , and a UFS device 20 .
  • UFS universal flash storage
  • the application processor 5 may control the UFS host 10 to store data in the UFS device 20 or may read data from the UFS device 20 . To this end, the application processor 5 may provide a reset signal Reset_n and a reference clock signal RefClk to the UFS device 20 .
  • the UFS host 10 may store data on the UFS device 20 in response to a request of the application processor 5 , and may read data from the UFS device 20 and provide the data to the application processor 5 in response to the request of the application processor 5 .
  • the UFS host 10 may be connected to the UFS device 20 through a universal flash storage (UFS) interface.
  • UFS universal flash storage
  • the UFS host 10 may transmit data to the UFS device 20 through data lines DIN 0 , DIN 1 .
  • the UFS host 10 may receive data from the UFS device 20 through data lines DOUT 0 , DOUT 1 .
  • the data lines DIN 0 , DIN 1 and the data lines DOUT 0 , DOUT 1 may be implemented by differential signal lines, respectively.
  • the UFS device 20 may receive a power supply VCC separately from the UFS host 10 , and may maintain a power-on status by the power supply VCC.
  • VCC power supply
  • VCCQ voltage regulation
  • VCCQ 2 voltage regulation
  • VCCQ 2 voltage regulation
  • VCCQ 2 voltage regulation
  • VCCQ 2 voltage regulation
  • VCCQ 2 voltage regulation
  • the application processor 5 may operate in various power modes. For example, the application processor 5 may operate in a suspend mode to reduce power consumption. For example, when the user does not use a device driven by the application processor 5 for a certain period of time, the application processor 5 may reduce wasteful power consumption by switching the operation mode into the suspend mode.
  • the application processor 5 when the application processor 5 enters the suspend mode, the power supply VCC of the UFS device 20 is turned off, and the UFS device 20 may lose setting values and information exchanged with the UFS host 10 .
  • the setting values and information mentioned here refer to setting values and information exchanged between the UFS host 10 and the UFS device 20 each other through a Linkstartup task among initialization tasks for establishing the connection between the UFS host 10 and the UFS device 20 through a UFS interface.
  • the UFS host 10 needs to exchange the setting values and information with the UFS device 20 again. Accordingly, the UFS host 10 and the UFS device 20 need to perform the Linkstartup task, and need to perform a Power Mode Change task again.
  • the Linkstartup task and the Power Mode Change task are performed at a relatively low speed of about 3 Mbps to 9 Mbps.
  • the UFS host 10 and the UFS device 20 are capable of exchanging data at a relatively high speed from 12 Gbps (6 Gbps per lane) to 24 Gbps (12 Gbps per lane) through the UFS interface after the Power Mode Change task is performed.
  • the semiconductor system 1 may further include a buffer memory.
  • the buffer memory may be used as a main memory of the UFS host 10 , or may be used as a cache memory, a temporary memory or the like for temporarily storing the data.
  • the buffer memory may include a volatile memory including a dynamic random access memory (DRAM), the scope of the disclosure is not limited thereto.
  • DRAM dynamic random access memory
  • a semiconductor system 2 includes a UFS host 10 and a UFS device 20 .
  • FIG. 2 shows the UFS host 10 and the UFS device 20 described in FIG. 1 in more detail.
  • the UFS host 10 includes an application 100 , a UFS driver 110 , a UFS host controller interface 130 , a UFS host UniPro 140 , and a UFS host M-PHY 150 .
  • the application 100 may control the semiconductor system 2 , based on a set of commands that is executed on the UFS host 10 and may be used in the semiconductor system 2 .
  • the UFS driver 110 may drive the UFS device 20 connected to the UFS host 10 . Specifically, the UFS driver 110 may receive a command for controlling the UFS device 20 from the application 100 , process the command using the UFS host controller interface 130 , and may provide a processing result thereof to the application 100 .
  • the UFS host controller interface 130 controls overall operations within the UFS host 10 .
  • the UFS host controller interface 130 may transmit data stored in the buffer memory to the UFS device 20 through the UFS host UniPro 140 and the UFS host M-PHY 150 in response to a write command received from the UFS driver 110 .
  • the UFS host controller interface 130 may also receive the data from the UFS device 20 through the UFS host UniPro 140 and the UFS host M-PHY 150 in response to the read command received from the UFS driver 110 .
  • the UFS host UniPro 140 and the UFS host M-PHY 150 exchange data with a UFS device UniPro 250 and a UFS device M-PHY 260 of the UFS device 20 , which will be described below, through data lines DIN, DOUT.
  • the UFS device 20 includes a user storage 200 , a logic unit 210 , a device level management unit 230 , a descriptor 240 , the UFS device UniPro 250 , and the UFS device M-PHY 260 .
  • the user storage 200 may include a flash memory, a magnetoresistive random access memory (MRAM), a phase-change random access memory (PRAM), a ferroelectric random access memory (FeRAM) and the like, the scope of the disclosure is not limited thereto.
  • MRAM magnetoresistive random access memory
  • PRAM phase-change random access memory
  • FeRAM ferroelectric random access memory
  • the logic unit 210 , the device level management unit 230 , and the descriptor 240 control the overall operations within the UFS device 20 .
  • the logic unit 210 , the device level management unit 230 , and the descriptor 240 may perform tasks of writing, reading and/or erasing data requested by the UFS host 10 on the user storage 200 .
  • the UFS device 20 may further include a buffer memory.
  • FIG. 3 is a diagram for explaining an operation of a UFS device according to an example embodiment of the disclosure.
  • the UFS device 20 of the semiconductor system includes a UFS I/O that receives a reset signal Reset_n and a reference clock signal RefClk from the application processor 5 , a M-PHY which exchanges data with the UFS host 10 , and a NAND I/O BLOCK which provides an interface with a MLC NAND, and includes a core logic which generally controls the UFS I/O, the M-PHY, the NAND I/O BLOCK and the like.
  • electric power may be provided to the above elements of the UFS device 20 through one or more power supplies VCC, VCCQ, VCCQ 2 , VDDi, VDDiQ 2 , and the like.
  • the UFS device 20 maintains a power-on status, while the application processor 5 operates in the suspend mode.
  • the UFS device 20 while the application processor 5 operates in the suspend mode, the UFS device 20 operates in a hibernation mode. Specifically, before the application processor 5 enters the suspend mode, the UFS device 20 may enter the hibernation mode. Before the UFS device 20 enters the hibernation mode, the application processor 5 may store at least one of a setting value or status information in the host controller interface, the UniPro and the M-PHY of the UFS host 10 .
  • the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 .
  • the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 enters the hibernation mode, and the application processor 5 may not provide the reference clock signal RefClk to the UFS device 20 while the UFS device 20 enters in the hibernation mode.
  • the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 exits the hibernation mode.
  • the application processor 5 While the application processor 5 operates in the suspend mode, the application processor 5 continues to provide the reset signal Reset_n to the UFS device 20 .
  • the UFS device 20 exits the hibernation mode. Specifically, before the UFS device 20 exits the hibernation mode, the application processor 5 restores the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10 .
  • the UFS host 10 does not need to perform the UFS Linkstartup task, that is, the UFS host 10 skips the UFS Linkstartup task.
  • the UFS host 10 in response to the application processor 5 exiting the suspend mode, the UFS host 10 does not need to perform the UFS Power Mode Change task, that is, the UFS host 10 skips the UFS Power Mode Change task.
  • the UFS device 20 maintains a power-on status, while the UFS host 10 is in a power-off status.
  • the UFS device 20 While the UFS host 10 is in the power-off status, the UFS device 20 operates in the hibernation mode. Specifically, before the UFS host 10 shifts to the power-off status, the UFS device 20 enters the hibernation mode. Before the UFS device 20 enters the hibernation mode, the application processor 5 stores the at least one of the setting value or the status information in the host controller interface, the UniPro and the M-PHY of the UFS host 10 .
  • the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 .
  • the application processor 5 provides the reference clock signal RefClk to the UFS device 20 before the UFS device 20 enters the hibernation mode, and the application processor 5 may not provide the reference clock signal RefClk to the UFS device 20 while the UFS device 20 operates in the hibernation mode.
  • the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 exits the hibernation mode.
  • the application processor 5 continues to provide the reset signal Reset_n to the UFS device 20 .
  • the UFS device 20 exits the hibernation mode. Specifically, before the UFS device 20 exits the hibernation mode, the application processor 5 restores the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10 .
  • the UFS host 10 in response to a shift of the UFS host 10 to the power-on status, the UFS host 10 does not need to perform the UFS Linkstartup task.
  • the UFS host 10 in response to a shift of the UFS host 10 to the power-on status, the UFS host 10 does not need to perform the UFS Power Mode Change task.
  • FIG. 4 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure.
  • the method for operating the semiconductor system includes storing the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10 (S 401 ).
  • the method also includes causing the UFS device 20 to enter the hibernation mode (S 403 ).
  • the method also includes causing the application processor 5 for controlling the UFS host 10 to enter a suspend mode (S 405 ).
  • the method also includes causing the application processor 5 to exit the suspend mode (S 407 ).
  • the method also includes initializing the UFS host 10 (S 409 ).
  • the method also includes restoring the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10 (S 411 ).
  • the method also includes causing the UFS device 20 to exit the hibernation mode (S 413 ).
  • the UFS device 20 may operate in the hibernation mode.
  • the application processor 5 may provide a reference clock signal RefClk to the UFS device 20 while the application processor 5 operates in the suspend mode. In some embodiments, the application processor 5 provides the reference clock signal RefClk to the UFS device 20 before entering the hibernation mode, and the application processor 5 may not provide the reference clock signal RefClk to the UFS device 20 while the UFS device 20 operates in the hibernation mode. In some embodiments, the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 exits the hibernation mode.
  • the application processor 5 may continue to provide the reset signal Reset_n to the UFS device 20 .
  • the UFS host 10 does not perform the UFS Linkstartup task, that is, the UFS host 10 skips the UFS Linkstartup task.
  • the UFS host 10 in response to the application processor 5 exiting the suspend mode, the UFS host 10 does not execute the UFS Power Mode Change task, that is, the UFS host 10 skips the UFS Power Mode Change task.
  • FIG. 5 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure.
  • FIG. 6 is a diagram for explaining a comparative example in which a universal flash storage (UFS) Linkstartup task is performed in comparison with a semiconductor system and a method for operating the semiconductor system according to an example embodiment of the disclosure.
  • UFS universal flash storage
  • “Sequence 1” indicates a comparative case in which the UFS device does not maintain the power-on status while the application processor 5 operates in the suspend mode. “Sequence 2” indicates a case in which the UFS device remains in a power-on status while the application processor 5 operates in the suspend mode according to an example embodiment.
  • FIG. 6 is a diagram specifically showing operations of performing the UFS Linkstartup task.
  • the UFS Linkstartup task and the UFS Power Mode Change task need to be performed after the application processor 5 exits the suspend mode.
  • the UFS Linkstartup task is a time-consuming task that requires a large number of data exchanges between the UFS host 10 and the UFS device 20 , thereby delaying establishment of connection between the UFS host 10 and the UFS device 20 .
  • the suspend and the resume of the application processor 5 are performed in accordance with “Sequence 2”, in which the UFS device 20 is maintained in the power-on status while the application processor 5 operates in the suspend mode. Therefore, it is possible to reduce the time required to re-establish the connection between the UFS host 10 and the UFS device 20 , and to quickly establish the connection between the UFS host 10 and the UFS device 20 .
  • At least one of the components, elements, modules or units described herein may be embodied as various numbers of hardware, software and/or firmware structures that execute respective functions described above, according to an example embodiment.
  • at least one of these components, elements or units may use a direct circuit structure, such as a memory, a processor, a logic circuit, a look-up table, etc. that may execute the respective functions through controls of one or more microprocessors or other control apparatuses.
  • at least one of these components, elements or units may be specifically embodied by a module, a program, or a part of code, which contains one or more executable instructions for performing specified logic functions, and executed by one or more microprocessors or other control apparatuses.
  • At least one of these components, elements or units may further include or implemented by a processor such as a central processing unit (CPU) that performs the respective functions, a microprocessor, or the like.
  • a processor such as a central processing unit (CPU) that performs the respective functions, a microprocessor, or the like.
  • CPU central processing unit
  • Two or more of these components, elements or units may be combined into one single component, element or unit which performs all operations or functions of the combined two or more components, elements of units.
  • at least part of functions of at least one of these components, elements or units may be performed by another of these components, element or units.
  • a bus is not illustrated in the block diagrams, communication between the components, elements or units may be performed through the bus.
  • Functional aspects of the above example embodiments may be implemented in algorithms that execute on one or more processors.
  • the components, elements or units represented by a block or processing steps may employ any number of related art techniques for electronics configuration, signal processing and/or control, data processing and the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Power Sources (AREA)
  • Microcomputers (AREA)

Abstract

Provided is a semiconductor system. The semiconductor system includes a universal flash storage (UFS) host, including a host controller interface, a UniPro and a M-PHY; a UFS device configured to exchange data with the UFS host through a UFS interface; and an application processor configured to control the UFS host. The UFS device is configured to maintain a power-on status when the application processor operates in a suspend mode.

Description

CROSS-REFERENCE TO THE RELATED APPLICATION
This application claims priority from Korean Patent Application No. 10-2019-0079908, filed on Jul. 3, 2019, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.
BACKGROUND 1. Field
One or more example embodiments of the disclosure relate to a semiconductor system and a method for operating the semiconductor system.
2. Description of the Related Art
When an application processor that controls a universal flash storage (UFS) host enters a suspend mode, a power supply of a UFS device is turned off, and the UFS device loses setting values and information exchanged with a UFS host at the time of Linkstartup. As a result, when the application processor exits the suspend mode, the UFS host needs to perform the Linkstartup task again. However, since the Linkstartup task proceeds at a relatively slow rate, it is desirable to reduce the time required to re-establish a connection between the UFS host and the UFS device when the application processor exits the suspend mode.
SUMMARY
One or more example embodiments of the disclosure provide a semiconductor system and a method for operating the semiconductor system that are capable of reducing a time to perform initialization of a universal flash storage (UFS) host so that the connection between the UFS host and a UFS device can be quickly established when an application processor that controls the UFS host exits a suspend mode.
It should be noted that aspects of the disclosure are not restricted to those set forth herein. The above and other aspects of the disclosure will become more apparent to one of ordinary skill in the art to which the disclosure pertains by referencing the detailed description of the disclosure given below.
According to an aspect of an example embodiment the disclosure, there is provided a semiconductor system comprising a UFS host comprising a host controller interface, a UniPro and a M-PHY; a UFS device configured to exchange data with the UFS host through a UFS interface; and an application processor configured to control the UFS host. The UFS device is configured to maintain a power-on status when the application processor operates in a suspend mode.
According to an aspect of an example embodiment of the disclosure, there is provided a semiconductor system comprising a universal flash storage (UFS) host, the UFS host comprising a host controller interface, a UniPro and a M-PHY; a UFS device configured to exchange data with the UFS host through a UFS interface; and an application processor which controls the UFS host. The UFS device is configured to maintain a power-on status when the UFS host is in a power-off status.
According to an aspect of an example embodiment of the disclosure, there is provided a method for operating a semiconductor system, the method comprising storing, by an application processor, at least one of a setting value or status information relating to at least one of a host controller interface, a UniPro, or a M-PHY of a universal flash storage (UFS) host; entering, by the UFS device, a hibernation mode; controlling, by the application processor, the UFS host to enter a suspend mode; exiting, by the application processor, the suspend mode; restoring, by the application processor, the at least one of the setting value or the status information relating to the at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host; and exiting, by the UFS device, the hibernation mode.
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other aspects and features of the disclosure will become more apparent by describing in detail example embodiments thereof with reference to the attached drawings, in which:
FIG. 1 is a diagram for explaining a semiconductor system according to an example embodiment of the disclosure;
FIG. 2 is a diagram for explaining a semiconductor system according to an example embodiment of the disclosure;
FIG. 3 is a diagram for explaining an operation of a UFS device according to an example embodiment of the disclosure;
FIG. 4 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure;
FIG. 5 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure; and
FIG. 6 is a diagram for explaining a comparative example in which a universal flash storage (UFS) Linkstartup task is performed in comparison with a semiconductor system and a method for operating the semiconductor system according to an example embodiment of the disclosure.
 DETAILED DESCRIPTION
Hereinafter, various example embodiments of the disclosure will be described with reference to the accompanying drawings.
FIG. 1 is a diagram for explaining a semiconductor system according to an example embodiment of the disclosure. FIG. 2 is a diagram for explaining the semiconductor system according to an example embodiment of the disclosure.
Referring to FIG. 1, a semiconductor system 1 according to an example embodiment of the disclosure includes an application processor 5, a universal flash storage (UFS) host 10, and a UFS device 20.
The application processor 5 may control the UFS host 10 to store data in the UFS device 20 or may read data from the UFS device 20. To this end, the application processor 5 may provide a reset signal Reset_n and a reference clock signal RefClk to the UFS device 20.
The UFS host 10 may store data on the UFS device 20 in response to a request of the application processor 5, and may read data from the UFS device 20 and provide the data to the application processor 5 in response to the request of the application processor 5. The UFS host 10 may be connected to the UFS device 20 through a universal flash storage (UFS) interface.
For example, the UFS host 10 may transmit data to the UFS device 20 through data lines DIN0, DIN1. On the other hand, the UFS host 10 may receive data from the UFS device 20 through data lines DOUT0, DOUT1. The data lines DIN0, DIN1 and the data lines DOUT0, DOUT1 may be implemented by differential signal lines, respectively.
The UFS device 20 may receive a power supply VCC separately from the UFS host 10, and may maintain a power-on status by the power supply VCC. Although only the VCC is shown in the drawing as the power supply to be provided to the UFS device 20, this is only an example for simplification of the description, and the example embodiments are not limited thereto. In some embodiments, power supplies of various forms other than the VCC may be provided to the UFS device 20. For example, a VCCQ, a VCCQ2, and/or the VCC may be provided to the UFS device 20 as the power supply. Also, as shown in FIG. 3, a variety of power supplies may be provided to the UFS device 20.
The application processor 5 may operate in various power modes. For example, the application processor 5 may operate in a suspend mode to reduce power consumption. For example, when the user does not use a device driven by the application processor 5 for a certain period of time, the application processor 5 may reduce wasteful power consumption by switching the operation mode into the suspend mode.
However, in the related art, when the application processor 5 enters the suspend mode, the power supply VCC of the UFS device 20 is turned off, and the UFS device 20 may lose setting values and information exchanged with the UFS host 10. The setting values and information mentioned here refer to setting values and information exchanged between the UFS host 10 and the UFS device 20 each other through a Linkstartup task among initialization tasks for establishing the connection between the UFS host 10 and the UFS device 20 through a UFS interface.
Therefore, when the application processor 5 exits the suspend mode, the UFS host 10 needs to exchange the setting values and information with the UFS device 20 again. Accordingly, the UFS host 10 and the UFS device 20 need to perform the Linkstartup task, and need to perform a Power Mode Change task again.
However, the Linkstartup task and the Power Mode Change task are performed at a relatively low speed of about 3 Mbps to 9 Mbps. On the other hand, the UFS host 10 and the UFS device 20 are capable of exchanging data at a relatively high speed from 12 Gbps (6 Gbps per lane) to 24 Gbps (12 Gbps per lane) through the UFS interface after the Power Mode Change task is performed.
Therefore, in a case in which the UFS device 20 is maintained in the power-on status while the application processor 5 operates in the suspend mode, when the application processor 5 exits the suspend mode, it is possible to reduce the time required to re-establish the connection between the UFS host 10 and the UFS device 20 and to quickly establish the connection between the UFS host 10 and the UFS device 20.
In some embodiments of the disclosure, the semiconductor system 1 may further include a buffer memory. The buffer memory may be used as a main memory of the UFS host 10, or may be used as a cache memory, a temporary memory or the like for temporarily storing the data. In some embodiments of the disclosure, although the buffer memory may include a volatile memory including a dynamic random access memory (DRAM), the scope of the disclosure is not limited thereto.
Referring to FIG. 2, a semiconductor system 2 according to an example embodiment of the disclosure includes a UFS host 10 and a UFS device 20. FIG. 2 shows the UFS host 10 and the UFS device 20 described in FIG. 1 in more detail.
Specifically, the UFS host 10 includes an application 100, a UFS driver 110, a UFS host controller interface 130, a UFS host UniPro 140, and a UFS host M-PHY 150.
The application 100 may control the semiconductor system 2, based on a set of commands that is executed on the UFS host 10 and may be used in the semiconductor system 2.
The UFS driver 110 may drive the UFS device 20 connected to the UFS host 10. Specifically, the UFS driver 110 may receive a command for controlling the UFS device 20 from the application 100, process the command using the UFS host controller interface 130, and may provide a processing result thereof to the application 100.
While the application 100 and the UFS driver 110 may be implemented by software according to some embodiments, the scope of the disclosure is not limited thereto.
The UFS host controller interface 130 controls overall operations within the UFS host 10. For example, the UFS host controller interface 130 may transmit data stored in the buffer memory to the UFS device 20 through the UFS host UniPro 140 and the UFS host M-PHY 150 in response to a write command received from the UFS driver 110. In addition, the UFS host controller interface 130 may also receive the data from the UFS device 20 through the UFS host UniPro 140 and the UFS host M-PHY 150 in response to the read command received from the UFS driver 110.
The UFS host UniPro 140 and the UFS host M-PHY 150 exchange data with a UFS device UniPro 250 and a UFS device M-PHY 260 of the UFS device 20, which will be described below, through data lines DIN, DOUT.
Other detailed contents of the application 100, the UFS driver 110, the UFS host controller interface 130, the UFS host UniPro 140 and the UFS host M-PHY 150 of the UFS host 10 are known in a UFS specification, and thus, the description thereof will not be provided herein.
The UFS device 20 includes a user storage 200, a logic unit 210, a device level management unit 230, a descriptor 240, the UFS device UniPro 250, and the UFS device M-PHY 260.
Although the user storage 200 may include a flash memory, a magnetoresistive random access memory (MRAM), a phase-change random access memory (PRAM), a ferroelectric random access memory (FeRAM) and the like, the scope of the disclosure is not limited thereto.
The logic unit 210, the device level management unit 230, and the descriptor 240 control the overall operations within the UFS device 20. For example, the logic unit 210, the device level management unit 230, and the descriptor 240 may perform tasks of writing, reading and/or erasing data requested by the UFS host 10 on the user storage 200. To this end, like the UFS host 10, the UFS device 20 may further include a buffer memory.
Other detailed contents of the user storage 200, the logic unit 210, the device level management unit 230, the descriptor 240, the UFS device UniPro 250 and the UFS device M-PHY 260 of the UFS device 20 are known in the UFS specification, and thus, the description thereof will not be provided in this specification.
FIG. 3 is a diagram for explaining an operation of a UFS device according to an example embodiment of the disclosure.
Referring to FIGS. 1 and 3, the UFS device 20 of the semiconductor system according to an example embodiment of the disclosure includes a UFS I/O that receives a reset signal Reset_n and a reference clock signal RefClk from the application processor 5, a M-PHY which exchanges data with the UFS host 10, and a NAND I/O BLOCK which provides an interface with a MLC NAND, and includes a core logic which generally controls the UFS I/O, the M-PHY, the NAND I/O BLOCK and the like.
As shown in FIG. 3, electric power may be provided to the above elements of the UFS device 20 through one or more power supplies VCC, VCCQ, VCCQ2, VDDi, VDDiQ2, and the like.
In some embodiments according to the disclosure, the UFS device 20 maintains a power-on status, while the application processor 5 operates in the suspend mode.
That is, in some embodiments, while the application processor 5 operates in the suspend mode, the UFS device 20 operates in a hibernation mode. Specifically, before the application processor 5 enters the suspend mode, the UFS device 20 may enter the hibernation mode. Before the UFS device 20 enters the hibernation mode, the application processor 5 may store at least one of a setting value or status information in the host controller interface, the UniPro and the M-PHY of the UFS host 10.
Further, in some embodiments, while the application processor 5 operates in the suspend mode, the application processor 5 may provide the reference clock signal RefClk to the UFS device 20. In some embodiments, the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 enters the hibernation mode, and the application processor 5 may not provide the reference clock signal RefClk to the UFS device 20 while the UFS device 20 enters in the hibernation mode. In some embodiments, the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 exits the hibernation mode.
On the other hand, while the application processor 5 operates in the suspend mode, the application processor 5 continues to provide the reset signal Reset_n to the UFS device 20.
Further, in response to the application processor 5 exiting the suspend mode, the UFS device 20 exits the hibernation mode. Specifically, before the UFS device 20 exits the hibernation mode, the application processor 5 restores the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10.
Accordingly, in response to the application processor 5 exiting the suspend mode, the UFS host 10 does not need to perform the UFS Linkstartup task, that is, the UFS host 10 skips the UFS Linkstartup task.
In addition, in response to the application processor 5 exiting the suspend mode, the UFS host 10 does not need to perform the UFS Power Mode Change task, that is, the UFS host 10 skips the UFS Power Mode Change task.
On the other hand, in some embodiments according to the disclosure, the UFS device 20 maintains a power-on status, while the UFS host 10 is in a power-off status.
That is, while the UFS host 10 is in the power-off status, the UFS device 20 operates in the hibernation mode. Specifically, before the UFS host 10 shifts to the power-off status, the UFS device 20 enters the hibernation mode. Before the UFS device 20 enters the hibernation mode, the application processor 5 stores the at least one of the setting value or the status information in the host controller interface, the UniPro and the M-PHY of the UFS host 10.
Further, in some embodiments, while the UFS host 10 is in the power-off status, the application processor 5 may provide the reference clock signal RefClk to the UFS device 20. In some embodiments, the application processor 5 provides the reference clock signal RefClk to the UFS device 20 before the UFS device 20 enters the hibernation mode, and the application processor 5 may not provide the reference clock signal RefClk to the UFS device 20 while the UFS device 20 operates in the hibernation mode. In some embodiments, the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 exits the hibernation mode.
On the other hand, while the UFS host 10 is in the power-off status, the application processor 5 continues to provide the reset signal Reset_n to the UFS device 20.
Further, in response to a shift of the UFS host 10 to the power-on status, the UFS device 20 exits the hibernation mode. Specifically, before the UFS device 20 exits the hibernation mode, the application processor 5 restores the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10.
As a result, in response to a shift of the UFS host 10 to the power-on status, the UFS host 10 does not need to perform the UFS Linkstartup task.
In addition, in response to a shift of the UFS host 10 to the power-on status, the UFS host 10 does not need to perform the UFS Power Mode Change task.
FIG. 4 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure.
Referring to FIG. 4, the method for operating the semiconductor system according to an example embodiment of the disclosure includes storing the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10 (S401).
The method also includes causing the UFS device 20 to enter the hibernation mode (S403).
The method also includes causing the application processor 5 for controlling the UFS host 10 to enter a suspend mode (S405).
The method also includes causing the application processor 5 to exit the suspend mode (S407).
The method also includes initializing the UFS host 10 (S409).
The method also includes restoring the at least one of the setting value or the status information relating to at least one of the host controller interface, the UniPro, or the M-PHY of the UFS host 10 (S411).
The method also includes causing the UFS device 20 to exit the hibernation mode (S413).
That is, while the application processor 5 operates in the suspend mode, the UFS device 20 may operate in the hibernation mode.
In some embodiments, the application processor 5 may provide a reference clock signal RefClk to the UFS device 20 while the application processor 5 operates in the suspend mode. In some embodiments, the application processor 5 provides the reference clock signal RefClk to the UFS device 20 before entering the hibernation mode, and the application processor 5 may not provide the reference clock signal RefClk to the UFS device 20 while the UFS device 20 operates in the hibernation mode. In some embodiments, the application processor 5 may provide the reference clock signal RefClk to the UFS device 20 before the UFS device 20 exits the hibernation mode.
On the other hand, while the application processor 5 operates in the suspend mode, the application processor 5 may continue to provide the reset signal Reset_n to the UFS device 20.
As a result, in response to the application processor 5 exiting the suspend mode, the UFS host 10 does not perform the UFS Linkstartup task, that is, the UFS host 10 skips the UFS Linkstartup task.
In addition, in response to the application processor 5 exiting the suspend mode, the UFS host 10 does not execute the UFS Power Mode Change task, that is, the UFS host 10 skips the UFS Power Mode Change task.
FIG. 5 is a diagram for explaining a method for operating a semiconductor system according to an example embodiment of the disclosure. FIG. 6 is a diagram for explaining a comparative example in which a universal flash storage (UFS) Linkstartup task is performed in comparison with a semiconductor system and a method for operating the semiconductor system according to an example embodiment of the disclosure.
In FIG. 5, “Sequence 1” indicates a comparative case in which the UFS device does not maintain the power-on status while the application processor 5 operates in the suspend mode. “Sequence 2” indicates a case in which the UFS device remains in a power-on status while the application processor 5 operates in the suspend mode according to an example embodiment.
FIG. 6 is a diagram specifically showing operations of performing the UFS Linkstartup task.
As it can be seen from FIGS. 5 and 6, when performing the suspend mode and resume of the application processor 5 in accordance with “Sequence 1”, the UFS Linkstartup task and the UFS Power Mode Change task need to be performed after the application processor 5 exits the suspend mode. However, the UFS Linkstartup task is a time-consuming task that requires a large number of data exchanges between the UFS host 10 and the UFS device 20, thereby delaying establishment of connection between the UFS host 10 and the UFS device 20.
According to an example embodiment, the suspend and the resume of the application processor 5 are performed in accordance with “Sequence 2”, in which the UFS device 20 is maintained in the power-on status while the application processor 5 operates in the suspend mode. Therefore, it is possible to reduce the time required to re-establish the connection between the UFS host 10 and the UFS device 20, and to quickly establish the connection between the UFS host 10 and the UFS device 20.
At least one of the components, elements, modules or units described herein may be embodied as various numbers of hardware, software and/or firmware structures that execute respective functions described above, according to an example embodiment. For example, at least one of these components, elements or units may use a direct circuit structure, such as a memory, a processor, a logic circuit, a look-up table, etc. that may execute the respective functions through controls of one or more microprocessors or other control apparatuses. Also, at least one of these components, elements or units may be specifically embodied by a module, a program, or a part of code, which contains one or more executable instructions for performing specified logic functions, and executed by one or more microprocessors or other control apparatuses. Also, at least one of these components, elements or units may further include or implemented by a processor such as a central processing unit (CPU) that performs the respective functions, a microprocessor, or the like. Two or more of these components, elements or units may be combined into one single component, element or unit which performs all operations or functions of the combined two or more components, elements of units. Also, at least part of functions of at least one of these components, elements or units may be performed by another of these components, element or units. Further, although a bus is not illustrated in the block diagrams, communication between the components, elements or units may be performed through the bus. Functional aspects of the above example embodiments may be implemented in algorithms that execute on one or more processors. Furthermore, the components, elements or units represented by a block or processing steps may employ any number of related art techniques for electronics configuration, signal processing and/or control, data processing and the like.
While a few example embodiments have been described above, the scope of the disclosure is not limited thereto and various modifications and improvements made by those of ordinary skill in the art to concepts defined in the following claims should be understood to fall within the scope of the disclosure.

Claims (18)

What is claimed is:
1. A semiconductor system, comprising:
a universal flash storage (UFS) host comprising a host controller interface, a Unified Protocol (UniPro) interface and a M-PHY interface;
a UFS device configured to exchange data with the UFS host through a UFS interface; and
an application processor configured to control the UFS host,
wherein the UFS device is configured to maintain a power-on status when the application processor operates in a suspend mode, and
wherein after the application processor exits the suspend mode, the UFS host is configured not to perform a UFS Linkstartup task.
2. The semiconductor system of claim 1, wherein the UFS device is configured to operate in a hibernation mode when the application processor operates in the suspend mode.
3. The semiconductor system of claim 2, wherein the application processor is configured to provide a reference clock signal to the UFS device before the UFS device enters the hibernation mode, and the application processor is configured not to provide the reference clock signal to the UFS device when the UFS device operates in the hibernation mode.
4. The semiconductor system of claim 2, wherein the application processor is configured to provide a reset signal to the UFS device when the application processor operates in the suspend mode.
5. The semiconductor system of claim 2, wherein before the application processor enters the suspend mode, the UFS device is configured to enter the hibernation mode.
6. The semiconductor system of claim 5, wherein before the UFS device enters the hibernation mode, the application processor is configured to store at least one of a setting value or status information relating to at least one of the host controller interface, the Unified Protocol (UniPro) interface, or the M-PHY interface of the UFS host.
7. The semiconductor system of claim 2, wherein after the application processor exits the suspend mode, the UFS device is configured to exit the hibernation mode.
8. The semiconductor system of claim 7, wherein before the UFS device exits the hibernation mode, the application processor is configured to restore at least one of a setting value or status information relating to the at least one of the host controller interface, the Unified Protocol (UniPro) interface, or the M-PHY interface of the UFS host.
9. The semiconductor system of claim 1, wherein after the application processor exits the suspend mode, the UFS host is further configured not to perform a UFS Power Mode Change task.
10. A semiconductor system, comprising:
a universal flash storage (UFS) host comprising a host controller interface, a Unified Protocol (UniPro) interface and a M-PHY interface;
a UFS device configured to exchange data with the UFS host through a UFS interface; and
an application processor configured to control the UFS host,
wherein the UFS device is configured to maintain a power-on status when the UFS host is in a power-off status.
11. The semiconductor system of claim 10, wherein the UFS device is configured to operate in a hibernation mode when the UFS host is in the power-off status.
12. The semiconductor system of claim 11, wherein the application processor is configured to provide a reference clock signal to the UFS device before the UFS device enters the hibernation mode, and the application processor is configured not to provide the reference clock signal to the UFS device when the UFS device operates in the hibernation mode.
13. The semiconductor system of claim 11, wherein when the UFS host is in the power-off status, the application processor is configured to provide a reset signal to the UFS device.
14. A method for operating a semiconductor system, the method comprising:
storing, by an application processor, at least one of a setting value or status information relating to at least one of a host controller interface, a Unified Protocol (UniPro) interface or a M-PHY interface of a universal flash storage (UFS) host;
entering, by an UFS device, a hibernation mode;
controlling, by the application processor, the UFS host to enter a suspend mode;
exiting, by the application processor, the suspend mode;
restoring, by the application processor, the at least one of the setting value or the status information relating to the at least one of the host controller interface, the Unified Protocol (UniPro) interface or the M-PHY interface of the UFS host; and
exiting, by the UFS device, the hibernation mode,
wherein after the application processor exits the suspend mode, the UFS host is configured not to perform a UFS Linkstartup task.
15. The method for operating the semiconductor system of claim 14, wherein the UFS device is configured to operate in the hibernation mode when the application processor operates in the suspend mode.
16. The method for operating the semiconductor system of claim 15, wherein the application processor is configured to provide a reference clock signal to the UFS device before the UFS device enters the hibernation mode, and the application processor is configured not to provide the reference clock signal to the UFS device when the UFS device operates in the hibernation mode.
17. The method for operating the semiconductor system of claim 15, wherein the application processor is configured to provide a reset signal to the UFS device.
18. The method for operating the semiconductor system of claim 14, wherein after the application processor exits the suspend mode, the UFS host is further configured not to perform a UFS Power Mode Change task.
US16/795,110 2019-07-03 2020-02-19 Semiconductor system and method for operating semiconductor system for reducing time to perform initialization of a universal flash storage (UFS) host Active 2040-03-14 US11256441B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2019-0079908 2019-07-03
KR1020190079908A KR20210004074A (en) 2019-07-03 2019-07-03 Semiconductor system and method for operating semiconductor system

Publications (2)

Publication Number Publication Date
US20210004176A1 US20210004176A1 (en) 2021-01-07
US11256441B2 true US11256441B2 (en) 2022-02-22

Family

ID=73919653

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/795,110 Active 2040-03-14 US11256441B2 (en) 2019-07-03 2020-02-19 Semiconductor system and method for operating semiconductor system for reducing time to perform initialization of a universal flash storage (UFS) host

Country Status (5)

Country Link
US (1) US11256441B2 (en)
KR (1) KR20210004074A (en)
CN (1) CN112181286A (en)
DE (1) DE102020107285A1 (en)
TW (1) TWI834883B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220089854A (en) * 2020-12-22 2022-06-29 에스케이하이닉스 주식회사 Ufs device and operating method of ufs device
US20240152362A1 (en) * 2022-11-08 2024-05-09 Western Digital Technologies, Inc. Hibernate exit time for ufs devices

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003084981A (en) 2001-09-11 2003-03-20 Seiko Epson Corp Booting method for information processor
US20040230850A1 (en) * 2003-05-15 2004-11-18 International Business Machines Corporation Method and apparatus for implementing power-saving sleep mode in design with multiple clock domains
US6851012B2 (en) 1999-11-16 2005-02-01 Fujitsu Limited Information processing system, information processing method and readable-by-computer recording medium
US7640425B2 (en) 2006-08-09 2009-12-29 Fujitsu Limited Disk apparatus and electronic apparatus
US20100275046A1 (en) * 2009-04-28 2010-10-28 Kabushiki Kaisha Toshiba Information processing apparatus and power-saving control method
KR100994723B1 (en) 2008-10-14 2010-11-16 포항공과대학교 산학협력단 selective suspend resume method of reducing initial driving time in system, and computer readable medium thereof
US20140068302A1 (en) * 2012-08-28 2014-03-06 Ohad Falik Mechanism for facilitating faster suspend/resume operations in computing systems
US20150355914A1 (en) 2013-02-08 2015-12-10 Mitsubishi Electric Corporation Information processing apparatus and program
US20180136853A1 (en) * 2016-11-15 2018-05-17 Samsung Electronics Co., Ltd. Storage device, computing device including the same, and operation method of the computing device
US20180137896A1 (en) 2016-11-11 2018-05-17 Qualcomm Incorporated Hardware automated link control of daisy-chained storage device
US10114655B2 (en) 2015-08-04 2018-10-30 Amlogic (Shanghai) Co., Ltd. Rapid start up method for electronic equipment
US20190034106A1 (en) * 2017-07-27 2019-01-31 Qualcomm Incorporated Power down mode for universal flash storage (ufs)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201324155A (en) * 2011-12-08 2013-06-16 Ite Tech Inc Flash memory storage system and data protection method thereof

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6851012B2 (en) 1999-11-16 2005-02-01 Fujitsu Limited Information processing system, information processing method and readable-by-computer recording medium
JP2003084981A (en) 2001-09-11 2003-03-20 Seiko Epson Corp Booting method for information processor
US20040230850A1 (en) * 2003-05-15 2004-11-18 International Business Machines Corporation Method and apparatus for implementing power-saving sleep mode in design with multiple clock domains
US7640425B2 (en) 2006-08-09 2009-12-29 Fujitsu Limited Disk apparatus and electronic apparatus
KR100994723B1 (en) 2008-10-14 2010-11-16 포항공과대학교 산학협력단 selective suspend resume method of reducing initial driving time in system, and computer readable medium thereof
US20100275046A1 (en) * 2009-04-28 2010-10-28 Kabushiki Kaisha Toshiba Information processing apparatus and power-saving control method
US20140068302A1 (en) * 2012-08-28 2014-03-06 Ohad Falik Mechanism for facilitating faster suspend/resume operations in computing systems
US20150355914A1 (en) 2013-02-08 2015-12-10 Mitsubishi Electric Corporation Information processing apparatus and program
US10114655B2 (en) 2015-08-04 2018-10-30 Amlogic (Shanghai) Co., Ltd. Rapid start up method for electronic equipment
US20180137896A1 (en) 2016-11-11 2018-05-17 Qualcomm Incorporated Hardware automated link control of daisy-chained storage device
US20180136853A1 (en) * 2016-11-15 2018-05-17 Samsung Electronics Co., Ltd. Storage device, computing device including the same, and operation method of the computing device
US20190034106A1 (en) * 2017-07-27 2019-01-31 Qualcomm Incorporated Power down mode for universal flash storage (ufs)

Also Published As

Publication number Publication date
TW202102996A (en) 2021-01-16
DE102020107285A1 (en) 2021-01-07
KR20210004074A (en) 2021-01-13
US20210004176A1 (en) 2021-01-07
CN112181286A (en) 2021-01-05
TWI834883B (en) 2024-03-11

Similar Documents

Publication Publication Date Title
US11379214B2 (en) Runtime firmware activation for memory devices
US10001953B2 (en) System for configuring partitions within non-volatile random access memory (NVRAM) as a replacement for traditional mass storage
KR102358691B1 (en) Method for device requesting in storage device and command issueing method of host
US20200257517A1 (en) Firmware update techniques
EP2761468B1 (en) Platform storage hierarchy with non-volatile random access memory having configurable partitions
US6950919B2 (en) Computer system with operating system to dynamically adjust the main memory
KR102351660B1 (en) Solid state memory system with power management mechanism and method of operation thereof
US20070204270A1 (en) Apparatus and method for processing operations of nonvolatile memory in order of priority
US11256441B2 (en) Semiconductor system and method for operating semiconductor system for reducing time to perform initialization of a universal flash storage (UFS) host
US20130283079A1 (en) Method and system for providing instant responses to sleep state transitions with non-volatile random access memory
KR102225313B1 (en) Data storage device and operating method thereof
US11977742B2 (en) Solid state drives configurable to use storage spaces of remote devices in activities involving proof of space
CN108008917B (en) Memory device and method of controlling link state thereof
CN107111575B (en) Method and storage management device for transmitting data in computer system, storage system and computer system
US11132308B2 (en) Semiconductor device and semiconductor system
US20140223077A1 (en) Memory system
CN115729450A (en) Write request thresholding
KR102155611B1 (en) Data storage device
CN108376051B (en) Data storage device
KR20220158372A (en) Data Storage Device and Operating Method Therefor
CN112783428A (en) Data storage device including swap memory and method of operating the same
KR20230127824A (en) System on chip, bus power gating method thereof and bus power gating system
US20230236740A1 (en) Storage device and a data backup method thereof
US20130080717A1 (en) Information processing apparatus and control method
JP2013196112A (en) Memory system and method for controlling power saving of the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEO, HYUN-SEUNG;REEL/FRAME:051862/0993

Effective date: 20200128

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: EX PARTE QUAYLE ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO EX PARTE QUAYLE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCF Information on status: patent grant

Free format text: PATENTED CASE