US11218401B2 - Computer network device, a computer internetwork and a method for computer networking - Google Patents
Computer network device, a computer internetwork and a method for computer networking Download PDFInfo
- Publication number
- US11218401B2 US11218401B2 US16/637,816 US201816637816A US11218401B2 US 11218401 B2 US11218401 B2 US 11218401B2 US 201816637816 A US201816637816 A US 201816637816A US 11218401 B2 US11218401 B2 US 11218401B2
- Authority
- US
- United States
- Prior art keywords
- computer network
- computer
- port
- network device
- switching circuitry
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
- H04L45/04—Interdomain routing, e.g. hierarchical routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
- H04L45/033—Topology update or discovery by updating distance vector protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/16—Multipoint routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
- H04L49/201—Multicast operation; Broadcast operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Switches specially adapted for specific applications
- H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/325—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the network layer [OSI layer 3], e.g. X.25
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
- G06F2009/45587—Isolation or security of virtual machine instances
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
- G06F2009/45595—Network integration; Enabling network access in virtual machine instances
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q40/00—Finance; Insurance; Tax strategies; Processing of corporate or income taxes
- G06Q40/04—Trading; Exchange, e.g. stocks, commodities, derivatives or currency exchange
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/16—Arrangements for providing special services to substations
- H04L12/18—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast
- H04L12/1804—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast for stock exchange and similar applications
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
-
- The switching
circuitry 30 may not be able to generatelayer 3 PDUs in the form of interne protocol (IP) packets. - The switching
circuitry 30 may not be able to generate at least one of BGP messages (for routing) and PIM messages (for multicasting). - The switching
circuitry 30 may omit generally any other service that is generally provided by a network switch, which may increase latency.
- The switching
-
- An electrical network cable in the form of a twinaxial network cable, copper network cable, or twisted pair, for example, or
- an optical fibre network cable in the form of single mode or multimode optical fibre, for example.
-
- The externally accessible ports of the management processor may be isolated from the plurality of computer network ports, which may increase security.
- Rules may be satisfied, for example exchange technical rules.
- The computer network device may provide relatively low latency without compromising integrity.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2017903200A AU2017903200A0 (en) | 2017-08-10 | A computer network node device, a computer network and a method for computer networking | |
AU2017903200 | 2017-08-10 | ||
PCT/AU2018/050842 WO2019028521A1 (en) | 2017-08-10 | 2018-08-09 | A computer network device, a computer internetwork and a method for computer networking |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200244567A1 US20200244567A1 (en) | 2020-07-30 |
US11218401B2 true US11218401B2 (en) | 2022-01-04 |
Family
ID=65272992
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/637,816 Active 2038-09-10 US11218401B2 (en) | 2017-08-10 | 2018-08-09 | Computer network device, a computer internetwork and a method for computer networking |
Country Status (2)
Country | Link |
---|---|
US (1) | US11218401B2 (en) |
WO (1) | WO2019028521A1 (en) |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5453978A (en) | 1994-04-04 | 1995-09-26 | International Business Machines Corporation | Technique for accomplishing deadlock free routing through a multi-stage cross-point packet switch |
US20070097974A1 (en) | 2005-10-28 | 2007-05-03 | Ward David D | Distributed border gateway protocol (BGP) route reflector system |
US20080044181A1 (en) * | 2006-08-21 | 2008-02-21 | Juniper Networks, Inc. | Multi-chassis router with multiplexed optical interconnects |
US20090003375A1 (en) * | 2007-06-29 | 2009-01-01 | Martin Havemann | Network system having an extensible control plane |
US20130223442A1 (en) * | 2012-02-29 | 2013-08-29 | Dell Products, Lp | System and Method for Managing Unknown Flows in a Flow-Based Switching Device |
US9104458B1 (en) | 2010-09-30 | 2015-08-11 | Amazon Technologies, Inc. | Managing virtual computing nodes using isolation and migration techniques |
US20160007102A1 (en) * | 2014-07-03 | 2016-01-07 | Fiber Mountain, Inc. | Data center path switch with improved path interconnection architecture |
US9386001B1 (en) | 2015-03-02 | 2016-07-05 | Sprint Communications Company L.P. | Border gateway protocol (BGP) communications over trusted network function virtualization (NFV) hardware |
US20170111295A1 (en) * | 2014-08-13 | 2017-04-20 | Metamako Technology Lp | Apparatus and method for low latency switching |
US20170142031A1 (en) | 2015-11-17 | 2017-05-18 | Juniper Networks, Inc. | Network device data plane sandboxes for third-party controlled packet forwarding paths |
WO2017097562A1 (en) | 2015-12-08 | 2017-06-15 | Telefonaktiebolaget Lm Ericsson (Publ) | Network node, wireless device, methods and computer programs |
-
2018
- 2018-08-09 US US16/637,816 patent/US11218401B2/en active Active
- 2018-08-09 WO PCT/AU2018/050842 patent/WO2019028521A1/en active Application Filing
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5453978A (en) | 1994-04-04 | 1995-09-26 | International Business Machines Corporation | Technique for accomplishing deadlock free routing through a multi-stage cross-point packet switch |
US20070097974A1 (en) | 2005-10-28 | 2007-05-03 | Ward David D | Distributed border gateway protocol (BGP) route reflector system |
US20080044181A1 (en) * | 2006-08-21 | 2008-02-21 | Juniper Networks, Inc. | Multi-chassis router with multiplexed optical interconnects |
US20090003375A1 (en) * | 2007-06-29 | 2009-01-01 | Martin Havemann | Network system having an extensible control plane |
US9104458B1 (en) | 2010-09-30 | 2015-08-11 | Amazon Technologies, Inc. | Managing virtual computing nodes using isolation and migration techniques |
US20130223442A1 (en) * | 2012-02-29 | 2013-08-29 | Dell Products, Lp | System and Method for Managing Unknown Flows in a Flow-Based Switching Device |
US20160007102A1 (en) * | 2014-07-03 | 2016-01-07 | Fiber Mountain, Inc. | Data center path switch with improved path interconnection architecture |
US20170111295A1 (en) * | 2014-08-13 | 2017-04-20 | Metamako Technology Lp | Apparatus and method for low latency switching |
US9386001B1 (en) | 2015-03-02 | 2016-07-05 | Sprint Communications Company L.P. | Border gateway protocol (BGP) communications over trusted network function virtualization (NFV) hardware |
US20170142031A1 (en) | 2015-11-17 | 2017-05-18 | Juniper Networks, Inc. | Network device data plane sandboxes for third-party controlled packet forwarding paths |
WO2017097562A1 (en) | 2015-12-08 | 2017-06-15 | Telefonaktiebolaget Lm Ericsson (Publ) | Network node, wireless device, methods and computer programs |
Non-Patent Citations (1)
Title |
---|
International Search Report and Written Opinion issued in corresponding Application No. PCT/AU2018/050842, dated Oct. 15, 2018 (11 pages). |
Also Published As
Publication number | Publication date |
---|---|
WO2019028521A1 (en) | 2019-02-14 |
US20200244567A1 (en) | 2020-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10623335B2 (en) | Network device and a method for networking | |
US20210051045A1 (en) | Communication switching apparatus for switching data in multiple protocol data frame formats | |
RU2543558C2 (en) | Input/output routing method and device and card | |
US11424953B2 (en) | Modular physical layer and integrated connector module for local area networks | |
EP3172870B1 (en) | Non-transparent bridge method and apparatus for configuring high-dimensional pci-express networks | |
US6167403A (en) | Network device with selectable trap definitions | |
EP0887970A2 (en) | A multiple segment network device configured for a stacked arrangement | |
US9612992B2 (en) | Networking apparatus and a method for networking | |
CN103812768A (en) | High-performance network data processing platform system | |
US11218401B2 (en) | Computer network device, a computer internetwork and a method for computer networking | |
US8135012B2 (en) | Redundant routing of data in a network | |
CN113132501A (en) | System, method, device and medium for managing multiple optical transport network devices by single IP address | |
US9750135B2 (en) | Dual faced ATCA backplane | |
US20110097082A1 (en) | Apparatus, systems, and methods related to improved optical communication modules | |
EP2897325B1 (en) | Communication system | |
AU2014100942B4 (en) | A network device and a method for networking | |
CN116489113B (en) | Port expanding method and system of switch chip and switch | |
CN108632123A (en) | A kind of management platform system of processing high-performance network data | |
US20230368944A1 (en) | Interconnect connection system | |
US6998734B1 (en) | Systems and methods for providing high density connections for a network device | |
Poureslami et al. | Backplane Serial Signaling and Protocol for Telecom Systems | |
US20130268684A1 (en) | Device for multiple ethernet connection to a computer unit and computer unit assembly and equipment linked together | |
PUNITIVE | Legal Disclaimer | |
Guide | Cisco Nexus B22 Fabric Extender for Flex System | |
BR102012032372A2 (en) | INTEGRATED CIRCUIT FOR ETHERNET SUPPORT IN INDUSTRIAL BACKPLANES AND EVEN OPERATING SYSTEM |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: ARISTA NETWORKS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:METAMAKO GENERAL PTY LTD IN ITS CAPACITY AS GENERAL PARTNER OF METAMAKO TECHNOLOGY LP;REEL/FRAME:052504/0990 Effective date: 20200320 |
|
AS | Assignment |
Owner name: METAMAKO GENERAL PTY LTD IN ITS CAPACITY AS GENERAL PARTNER OF METAMAKO TECHNOLOGY LP, AUSTRALIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WEBSTER, ALEXANDER PETER;JAIN, ANANT;SIGNING DATES FROM 20200117 TO 20200414;REEL/FRAME:052542/0073 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |