US11036323B2 - Display device - Google Patents
Display device Download PDFInfo
- Publication number
- US11036323B2 US11036323B2 US16/748,168 US202016748168A US11036323B2 US 11036323 B2 US11036323 B2 US 11036323B2 US 202016748168 A US202016748168 A US 202016748168A US 11036323 B2 US11036323 B2 US 11036323B2
- Authority
- US
- United States
- Prior art keywords
- inspection
- common electrode
- common
- common electrodes
- inspection signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0412—Digitisers structurally integrated in a display
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/13338—Input devices, e.g. touch panels
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134363—Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0443—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using a single layer of sensing electrodes
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136254—Checking; Testing
Definitions
- the present disclosure relates to a display device.
- the present disclosure has been made in view of these problems, and an object of the present disclosure is to implement a configuration for detecting the electric connection failure between the plurality of common electrodes used to detect the touch position in the display device having the in-cell type and the self-capacitance type touch detection function.
- a display device comprising: a plurality of source lines extending in a first direction; a plurality of gate lines extending in a second direction intersecting the first direction; a plurality of pixel electrodes arrayed in the first direction and the second direction; a plurality of common electrodes disposed corresponding to a plurality of touch regions arrayed in the first direction and the second direction, the plurality of common electrodes being disposed while opposed to the plurality of pixel electrodes; a plurality of sensor electrode lines electrically connected to the plurality of common electrodes; a plurality of inspection signal lines electrically connected to the plurality of common electrodes through a plurality of inspection thin film transistors; and an inspection gate line connected to a gate electrode of each of the plurality of inspection thin film transistors.
- the configuration according to the present disclosure can implement a configuration for detecting the electric connection failure between the plurality of common electrodes used to detect the touch position in the display device having the in-cell type and the self-capacitance type touch detection function.
- FIG. 1 is a schematic plan view illustrating a schematic configuration of display device according to the exemplary embodiment of the present disclosure.
- FIG. 2 is a schematic plan view illustrating a configuration example of display panel according to the exemplary embodiment of the present disclosure.
- FIG. 3 is a block diagram illustrating a configuration example of common sensor driver according to the exemplary embodiment of the present disclosure.
- FIG. 4 is a schematic diagram illustrating section A-A′ in FIG. 2 in display panel according to the exemplary embodiment of the present disclosure.
- FIG. 5 is a schematic plan view illustrating a configuration example of inspection circuit according to the exemplary embodiment of the present disclosure.
- FIG. 6 is a schematic plan view illustrating an arrangement example of common electrode connected to inspection circuit according to the exemplary embodiment of the present disclosure.
- FIG. 7 is a schematic plan view illustrating another arrangement example of common electrode connected to inspection circuit according to the exemplary embodiment of the present disclosure.
- FIG. 8 is a schematic plan view illustrating a configuration another example of inspection circuit according to the exemplary embodiment of the present disclosure.
- FIG. 9 is a schematic plan view illustrating another arrangement example of common electrode connected to inspection circuit according to the exemplary embodiment of the present disclosure.
- FIG. 1 is a schematic plan view illustrating a schematic configuration of display device 100 according to the exemplary embodiment of the present disclosure.
- Display device 100 includes display panel 10 , first drive circuit 20 , second drive circuit 30 , control circuit 40 , inspection circuit 50 , a power supply unit (not illustrated), and a backlight device (not illustrated).
- First drive circuit 20 and second drive circuit 30 may be included in display panel 10 .
- a plurality of source lines 11 extending in a first direction, a plurality of sensor electrode lines 12 extending in the first direction, and a plurality of gate lines 13 extending in a second direction intersecting with the first direction are provided in display panel 10 .
- the plurality of source lines 11 are arranged at substantially equal intervals in the second direction
- the plurality of sensor electrode lines 12 are arranged at substantially equal intervals in the second direction
- the plurality of gate lines 13 are arranged at substantially equal intervals in the first direction.
- Thin film transistor 14 is provided at each intersection of each source line 11 and each gate line 13 .
- First drive circuit 20 includes source driver 21 that outputs a data signal (display voltage) to each source line 11 and common sensor driver 22 that outputs a common voltage and a sensor voltage to each sensor electrode line 12 .
- Source driver 21 and common sensor driver 22 may be constructed with one IC (Integrated Circuit) or constructed with two independent ICs.
- Second drive circuit 30 includes gate driver 31 that outputs a gate signal (scan signal) to each gate line 13 .
- display panel 10 a plurality of pixels 15 are arranged in the first direction and the second direction while corresponding to the intersections of source lines 11 and gate lines 13 .
- display panel 10 includes a thin film transistor substrate, a color filter substrate, and a liquid crystal layer sandwiched between the two substrates.
- pixel electrode 16 is provided according to each pixel 15 . That is, pixel electrodes 16 are arrayed in the first direction and the second direction.
- common electrodes 17 are disposed at a ratio of one per the plurality of pixels 15 so as to be opposed to the plurality of pixel electrodes 16 .
- Each common electrode 17 has a function as an electrode used for displaying the image and a function as an electrode (sensor electrode) used for detecting a touch position. That is, display panel 10 has an image display function and a touch detection function. Common electrode 17 is disposed corresponding to each of the plurality of touch regions arrayed in the first direction and the second direction.
- FIG. 2 is a schematic plan view illustrating a configuration example of display panel 10 of the exemplary embodiment.
- source line 11 and source driver 21 are omitted for convenience.
- the plurality of common electrodes 17 are provided at a rate of one per every group of 16 pixels 15 including four pixels 15 in the first direction and four pixels 15 in the second direction.
- common electrodes 17 may be provided at a ratio of one per every several hundred pixels 15 .
- common electrodes 17 are provided at a rate of one per every group of 16 pixels 15 in FIG. 2 .
- the plurality of common electrodes 17 have substantially the same shape, and are regularly arrayed.
- each common electrode 17 overlaps a plurality of sensor electrode lines 12 , and is electrically connected to one of the plurality of sensor electrode lines 12 through through-hole 18 .
- common electrode 17 a overlaps three sensor electrode lines 12 a , 12 b , 12 c , and is electrically connected to one of sensor electrode lines 12 a through through-hole 18 a .
- Common electrode 17 b overlaps three sensor electrode lines 12 a , 12 b , 12 c , and is electrically connected to one of sensor electrode lines 12 b through through-hole 18 b.
- FIG. 3 is a block diagram illustrating a configuration example of common sensor driver 22 of the exemplary embodiment.
- Common sensor driver 22 includes common voltage generator 221 , sensor voltage generator 222 , timing controller 223 , monitor 224 , and position detector 225 .
- the configuration of common sensor driver 22 is not limited to the exemplary embodiment, but a known configuration can be adopted.
- Common voltage generator 221 generates a common voltage (reference voltage) for image display.
- Common sensor driver 22 supplies the generated common voltage to common electrode 17 through sensor electrode line 12 during a writing period in which the data signal (display voltage) is supplied to pixel electrode 16 .
- Sensor voltage generator 222 generates a sensor voltage detecting the touch position.
- Common sensor driver 22 supplies the generated sensor voltage to common electrode 17 through sensor electrode line 12 in a non-writing period after the writing period.
- Timing controller 223 controls timing at which common sensor driver 22 outputs the common voltage and the sensor voltage based on a timing signal (horizontal synchronizing signal and vertical synchronizing signal) received from control circuit 40 .
- Monitor 224 monitors (measures) current (charge) when the sensor voltage is supplied to common electrode 17 .
- Position detector 225 detects a coordinate of the touch position based on a measurement result of monitor 224 . In FIG. 3 , position detector 225 is provided inside common sensor driver 22 , but may be provided inside control circuit 40 .
- Display device 100 detects the touch position by a self-capacitance method of a capacitive system. Specifically, when a finger approaches a surface of display panel 10 , capacitance is generated between common electrode (sensor electrode) 17 and the finger. When the capacitance is generated, parasitic capacitance in common electrode 17 increases, and the current (charge) increases when the sensor voltage is supplied to common electrode 17 .
- Common sensor driver 22 detects the position, that is, the coordinate of contact with display panel 10 based on a fluctuation amount of the current (charge).
- a known method can be adopted to a self-capacitance type touch position detection method. The detection of the touch position may be performed in a non-display period.
- FIG. 4 An example of a sectional structure of display panel 10 will be described below with reference to FIG. 4 .
- Various sectional structures can be applied to display panel 10 .
- a structure in which common electrode (sensor electrode) 17 is disposed in a layer below pixel electrode 16 (on back surface side) will be described by way of example.
- common electrode (sensor electrode) 17 may be disposed in a layer above pixel electrode 16 (on display surface side).
- FIG. 4 is a schematic diagram illustrating section A-A′ in FIG. 2 in display panel 10 of the exemplary embodiment.
- Display panel 10 includes thin film transistor substrate 200 , color filter substrate 300 , and liquid crystal layer 400 sandwiched between the two substrates.
- a plurality of gate lines 13 are formed on glass substrate 201 , first insulating film 202 is formed so as to cover the plurality of gate lines 13 , a plurality of source lines 11 are formed on first insulating film 202 , second insulating film 203 is formed so as to cover the plurality of source lines 11 , and third insulating film 204 is formed on second insulating film 203 .
- third insulating film 204 is made of a photosensitive organic material mainly containing acryl.
- a plurality of common electrodes 17 are formed on third insulating film 204 , fourth insulating film 205 is formed so as to cover the plurality of common electrodes 17 , and through-hole 18 is made in a part of fourth insulating film 205 . Adjacent common electrodes 17 are not electrically connected to each other because fourth insulating film 205 is disposed between the adjacent common electrodes 17 .
- a plurality of sensor electrode lines 12 are formed on fourth insulating film 205 and in through-hole 18 , and fifth insulating film 206 is formed so as to cover the plurality of sensor electrode lines 12 , and a plurality of pixel electrodes 16 are formed on fifth insulating film 206 .
- Sensor electrode line 12 is formed at a position overlapping source line 11 in planar view.
- Sensor electrode line 12 may be formed at a position that does not overlap source line 11 in planar view.
- sensor electrode line 12 may be disposed side by side with source line 11 , or disposed so as to partially overlap source line 11 .
- thin film transistor substrate 200 may include a combination of sensor electrode lines 11 that overlap source lines 12 and sensor electrode lines 12 that do not overlap source lines 11 .
- Sensor electrode line 12 is electrically connected to common electrode 17 through through-hole 18 .
- fourth insulating film 205 is disposed between sensor electrode line 12 and common electrode 17 , sensor electrode line 12 is not electrically connected to common electrodes 17 except for common electrode 17 electrically connected to sensor electrode line 12 through through-hole 18 .
- a slit is formed in pixel electrode 16 .
- an alignment film is formed on pixel electrode 16 , and a polarizing plate is formed outside glass substrate 201 .
- a liquid crystal capacitance is formed between pixel electrode 16 and common electrode 17 .
- black matrix 302 is formed on glass substrate 301 .
- a color filter is formed on glass substrate 301 , an overcoat film is formed so as to cover the color filter, and the alignment film is formed on the overcoat film.
- the polarizing plate is formed outside color filter substrate 300 .
- an electric field generated between pixel electrode 16 and common electrode 17 is applied to liquid crystal layer 400 to drive the liquid crystal, whereby an amount of light passing through liquid crystal layer 400 is adjusted to display the image.
- display device 100 of the present disclosure includes inspection circuit 50 , and can detect an electric connection failure between the plurality of common electrodes 17 used for the touch detection using inspection circuit 50 .
- FIG. 5 is a schematic plan view illustrating a configuration example of inspection circuit 50 of the exemplary embodiment of the present disclosure.
- FIG. 6 is a schematic plan view illustrating an arrangement example of common electrode 17 (common electrode C 11 to common electrode C 56 ) connected to inspection circuit 50 of the exemplary embodiment.
- inspection circuit 50 includes a plurality of inspection signal lines 51 (inspection signal line 51 A to inspection signal line 51 F), a plurality of inspection gate lines 52 (inspection gate line 52 A to inspection gate line 52 E), and a plurality of inspection thin film transistors 53 .
- the plurality of inspection signal lines 51 are electrically connected to the plurality of common electrodes 17 (common electrode C 11 to common electrode C 56 ) through the plurality of inspection thin film transistors 53 and the plurality of sensor electrode lines 12 extending in the first direction.
- Numbers of common electrodes 17 (common electrode C 11 to common electrode C 56 ) in FIG. 5 has a correspondence relation numbers of common electrode 17 (common electrode C 11 to common electrode C 56 ) in FIG. 6 .
- the plurality of inspection gate lines 52 are connected to gate electrodes of the plurality of inspection thin film transistors 53 , and control on-off of inspection thin film transistor 53 .
- each inspection gate line 52 is connected to the gate electrodes of six inspection thin film transistors 53 .
- the plurality of inspection signal lines 51 may be connected to the plurality of common electrodes 17 through wirings different from the plurality of sensor electrode lines 12 , desirably the plurality of inspection signal lines 51 are connected to the plurality of common electrodes 17 through the plurality of sensor electrode lines 12 to be able to decrease the number of wirings extending in display panel 10 .
- the electric connection failure due to disconnection of the plurality of sensor electrode lines 12 can be detected by connecting the plurality of inspection signal lines 51 to the plurality of common electrodes 17 through the plurality of sensor electrode lines 12 .
- each common electrode Cxy means which inspection gate line 52 is connected to common electrode Cxy.
- Numeral x of 1 means that common electrode Cxy is connected to inspection gate line 52 A.
- Numeral x of 2 means that common electrode Cxy is connected to inspection gate line 52 B.
- Numeral x of 3 means that common electrode Cxy is connected to inspection gate line 52 C.
- Numeral x of 4 means that common electrode Cxy is connected to inspection gate line 52 D.
- Numeral x of 5 means that common electrode Cxy is connected to inspection gate line 52 E.
- Number y in each common electrode Cxy means which inspection signal line 51 is connected to common electrode Cxy.
- numeral y of 1 means that common electrode Cxy is connected to inspection signal line 51 A.
- Numeral y of 2 means that common electrode Cxy is connected to inspection signal line 51 B.
- Numeral y of 3 means that common electrode Cxy is connected to inspection signal line 51 C.
- Numeral y of 4 means that common electrode Cxy is connected to inspection signal line 51 D.
- Numeral y of 5 means that common electrode Cxy is connected to inspection signal line 51 E.
- Numeral y of 6 means that common electrode Cxy is connected to inspection signal line 51 F.
- the plurality of common electrodes 17 include the plurality of common electrodes 17 arrayed in the first direction.
- the plurality of common electrodes 17 (common electrode C 11 to common electrode C 55 ) are arrayed in the first direction as a first column
- the plurality of common electrodes 17 (common electrode C 12 to common electrode C 56 ) are arrayed in the first direction as a second column.
- the first column and the second column are repeatedly arranged in the second direction in display panel 10 .
- the plurality of common electrodes 17 include the plurality of common electrodes 17 arrayed in the second direction.
- two common electrodes 17 are arrayed in the second direction so as to be repeatedly arranged.
- the plurality of inspection thin film transistors 53 are connected to the plurality of common electrodes 17 through the plurality of sensor electrode lines 12 extending in the first direction.
- First to fifteenth sensor electrode lines 12 from the left in FIG. 5 are connected to the plurality of common electrodes 17 (common electrode C 11 to common electrode C 55 ) in the first column in FIG. 6
- sixteenth to thirtieth sensor electrode lines 12 from the left in FIG. 5 are connected to the plurality of common electrodes 17 (common electrode C 12 to common electrode C 56 ) in the second column in FIG. 6 .
- first sensor electrode line 12 from the left in FIG. 5 is connected to common electrode C 11 in FIG. 6
- fifteenth sensor electrode line 12 from the left in FIG. 5 is connected to common electrode C 55 in FIG. 6
- sixteenth to thirtieth sensor electrode lines 12 from the left in FIG. 5 extend in the first direction so as to overlap the plurality of common electrodes 17 (common electrode C 12 to common electrode C 56 ) in the second column in FIG. 6 in planar view.
- the sixteenth sensor electrode line 12 from the left in FIG. 5 is connected to common electrode C 12 in FIG. 6
- thirtieth sensor electrode line 12 from the left in FIG. 5 is connected to common electrode C 56 in FIG. 6 .
- the plurality of common electrodes 17 (for example, common electrode C 11 to common electrode C 55 ) arrayed in the first direction are connected to different inspection thin film transistors 53 .
- the plurality of common electrodes 17 (for example, common electrode C 11 and common electrode C 12 ) adjacent to each other in the second direction are connected to different inspection thin film transistors 53 .
- Two common electrodes 17 (for example, common electrode C 11 and common electrode C 13 ) adjacent to each other in the first direction are connected to different inspection signal lines 51 .
- common electrode C 11 and common electrode C 13 in FIG. 6 are adjacent to each other in the first direction, and as illustrated in FIG. 5 , common electrode C 11 is connected to inspection signal line 51 A while common electrode C 13 is connected to inspection signal line 51 C.
- This relationship is satisfied not only between common electrode C 11 and common electrode C 13 , but also in all the plurality of common electrodes 17 (for example, common electrode C 11 to common electrode C 55 ) arrayed in the first direction.
- Two common electrodes 17 are connected to different inspection signal lines 51 .
- common electrode C 11 and common electrode C 12 in FIG. 6 are adjacent to each other in the second direction, and as illustrated in FIG. 5 , common electrode C 11 is connected to inspection signal line 51 A while common electrode C 12 is connected to inspection signal line 51 B. This relationship is satisfied not only between common electrode C 11 and common electrode C 12 but also in all the plurality of common electrodes 17 arrayed in the second direction.
- the first common electrode (for example, common electrode C 14 ) included in the plurality of common electrodes 17 is connected to inspection signal line 51 different from inspection signal lines 51 connected to the other common electrodes 17 disposed adjacent to a periphery of the first common electrode (for example, common electrode C 14 ) among inspection signal lines 51 .
- common electrode 17 disposed adjacent to the periphery of common electrode C 14 includes a total of eight common electrodes (two common electrodes C 11 , one common electrode C 12 , two common electrodes C 13 , two common electrodes C 15 , and one common electrode C 16 ). As illustrated in FIG.
- common electrode C 14 that is the first common electrode is connected to inspection signal line 51 D through inspection thin film transistor 53 .
- common electrode C 11 is connected to inspection signal line 51 A through inspection thin film transistor 53
- common electrode C 12 is connected to inspection signal line 51 B through inspection thin film transistor 53
- common electrode C 13 is connected to inspection signal line 51 C through inspection thin film transistor 53
- common electrode C 15 is connected to inspection signal line 51 E through inspection thin film transistor 53
- common electrode C 16 is connected to inspection signal line 51 F through inspection thin film transistor 53 . That is, when common electrode C 14 is taken as the first common electrode, common electrode 17 disposed adjacent to the periphery of common electrode C 14 is connected to inspection signal lines 51 except for inspection signal line 51 A to which common electrode C 14 is connected through inspection thin film transistor 53 .
- the signal having the same polarity is applied to inspection signal lines 51 A, 51 D, 51 E.
- the signal having the same polarity is applied to inspection signal lines 51 B, 51 C, 51 F, and the signal having an opposite polarity is applied to inspection signal lines 51 A, 51 D, 51 E.
- a +5-V signal is applied to inspection signal lines 51 A, 51 D, 51 E
- a ⁇ 5-V signal is applied to inspection signal lines 51 B, 51 C, 51 F.
- the signals having the different polarities are applied to two common electrodes 17 (for example, common electrode C 11 and common electrode C 13 ) adjacent to each other in the first direction through the plurality of inspection signal lines 51 .
- common electrode C 11 is connected to inspection signal line 51 A through inspection thin film transistor 53 .
- common electrode C 13 adjacent to common electrode C 11 in the first direction is connected to inspection signal line 51 C through inspection thin film transistor 53 .
- the signals having opposite polarities are applied to inspection signal line 51 A and inspection signal line 51 C, the signals having the opposite polarities are applied to common electrode C 11 and common electrode C 13 adjacent to each other in the first direction.
- the signals having the different polarities are applied to two common electrodes 17 (for example, common electrode C 11 and common electrode C 12 ) adjacent to each other in the second direction through the plurality of inspection signal lines 51 .
- common electrode C 11 is connected to inspection signal line 51 A through inspection thin film transistor 53 .
- common electrode C 12 adjacent to common electrode C 11 in the second direction is connected to inspection signal line 51 B through inspection thin film transistor 53 .
- the signals having the opposite polarities are applied to inspection signal line 51 A and inspection signal line 51 B, the signals having the opposite polarities are applied to common electrode C 11 and common electrode C 12 adjacent to each other in the second direction.
- the combination of inspection gate line 52 and inspection signal line 51 connected to first common electrode 17 included in the plurality of common electrodes 17 (for example, common electrode C 11 to common electrode C 55 ) arrayed in the first direction is different from the combination of inspection gate line 52 and inspection signal line 51 connected to another common electrodes 17 included in the plurality of common electrodes 17 arrayed in the first direction.
- common electrode C 11 is connected to inspection gate line 52 A and inspection signal line 51 A, but common electrode 17 connected to both inspection gate line 52 A and inspection signal line 51 A does not exist in other common electrodes 17 included in the first column in FIG. 6 .
- each common electrode Cxy means which inspection gate line 52 is connected to common electrode Cxy
- the numeral y in each common electrode Cxy means which inspection signal line 51 is connected to common electrode Cxy.
- the electric connection failure can accurately be detected between the plurality of common electrodes 17 arrayed in the first direction.
- the same inspection signal is input to at least two common electrodes 17 at the same timing.
- the same inspection signal is not input to the plurality of common electrodes 17 arrayed in the first direction at the same timing.
- the combination of inspection gate line 52 and inspection signal line 51 connected to one (for example, common electrode C 11 ) of two common electrodes 17 (for example, common electrode C 11 and common electrode C 12 ) adjacent to each other in the second direction is different from the combination of inspection gate line 52 and inspection signal line 51 connected to the other (for example, common electrode C 12 ) of two common electrodes 17 (for example, common electrode C 11 and common electrode C 12 ) adjacent to each other in the second direction. That is, in FIG. 6 , two common electrodes Cxy adjacent to each other in the second direction are different from each other in at least one of numerals x and y in each common electrode Cxy.
- a transistor control signal turning on inspection thin film transistor 53 is input to inspection gate line 52 A in FIG. 5 . Consequently, inspection thin film transistor 53 connected so as to be interposed between inspection gate line 52 A and common electrodes C 11 , C 12 , C 13 , C 14 , C 15 , C 16 is turned on.
- the inspection signal is input to each inspection signal line 51 .
- the signal having the same polarity is applied to inspection signal lines 51 A, 51 D, 51 E.
- the signal having the same polarity is applied to inspection signal lines 51 B, 51 C, 51 F, and the signal having an opposite polarity is applied to inspection signal lines 51 A, 51 D, 51 E.
- the +5-V signal is applied to inspection signal lines 51 A, 51 D, 51 E
- the ⁇ 5-V signal is applied to inspection signal lines 51 B, 51 C, 51 F.
- potentials at the plurality of pixel electrodes 16 disposed so as to be opposed to common electrode 17 are set to 0 V, for example.
- a potential difference is generated between each common electrode 17 and pixel electrode 16 , and the liquid crystal is driven in the touch region defined by each common electrode 17 , whereby the amount of light passing through liquid crystal layer 400 is changed to display the image.
- the electric connection failure can be detected between the plurality of common electrodes 17 by inspecting this image display state.
- inspection thin film transistor 53 is input to inspection gate line 52 A. Consequently, inspection thin film transistor 53 connected so as to be interposed between inspection gate line 52 A and common electrodes C 11 , C 12 , C 13 , C 14 , C 15 , C 16 is turned off.
- the transistor control signal turning on inspection thin film transistor 53 is input to inspection gate line 52 B. Consequently, inspection thin film transistor 53 connected so as to be interposed between inspection gate line 52 B and common electrodes C 21 , C 22 , C 23 , C 24 , C 25 , C 26 is turned on.
- the inspection signal is input to each inspection signal line 51 as a fifth step.
- the potentials at the plurality of pixel electrodes 16 disposed so as to be opposed to common electrode 17 are set to 0 V, for example.
- a potential difference is generated between each common electrode 17 and pixel electrode 16 , and the liquid crystal is driven in the touch region defined by each common electrode 17 , whereby the amount of light passing through liquid crystal layer 400 is changed to display the image.
- the electric connection failure can be detected between the plurality of common electrodes 17 by inspecting this image display state.
- the transistor control signal turning off inspection thin film transistor 53 is input to inspection gate line 52 B. Consequently, inspection thin film transistor 53 connected so as to be interposed between inspection gate line 52 B and common electrodes C 21 , C 22 , C 23 , C 24 , C 25 , C 26 is turned off.
- the electric connection failure can be detected between the plurality of common electrodes 17 in all the touch regions by repeating the step of inputting the transistor control signal turning on inspection thin film transistor 53 to inspection gate line 52 , the step of inputting the inspection signal to inspection signal line 51 , and the step of inputting the transistor control signal turning off inspection thin film transistor 53 to inspection gate line 52 .
- the polarity of the inspection signal input to inspection signal line 51 is opposite to the polarity of the previously-applied inspection signal.
- the polarity of the inspection signal input to inspection signal line 51 is opposite to the polarity of the previously-applied inspection signal.
- the ⁇ 5-V signal is applied to inspection signal lines 51 A, 51 D, 51 E while the +5-V signal is applied to inspection signal lines 51 B, 51 C, 51 F
- the ⁇ 5-V signal is applied to inspection signal lines 51 A, 51 D, 51 E while the +5-V signal is applied to inspection signal lines 51 B, 51 C, 51 F in next inputting the inspection signal to inspection signal line 51 .
- Degradation of liquid crystal molecules contained in liquid crystal layer 400 can be prevented by adopting the method.
- inspection circuit 50 includes the plurality of inspection gate lines 52 , and the gate electrodes of the plurality of inspection thin film transistors 53 are connected to one of the plurality of inspection gate lines 52 .
- inspection circuit 50 may include only one inspection gate line 52 .
- inspection signal lines 51 connected to the plurality of common electrodes 17 included in the first column vary in order to accurately detect the electric connection failure between the plurality of common electrodes 17 included in the first column. For this reason, when inspection circuit 50 includes only one inspection gate line 52 , for example, when 15 common electrodes 17 are included in the first column, desirably 15 inspection signal lines 51 are provided as illustrated in FIG. 8 .
- the +5-V inspection signal is applied to inspection signal lines 51 disposed in odd numbers from the top, and for example the ⁇ 5-V inspection signal is applied to inspection signal lines 52 disposed in even numbers from the top.
- common electrode 17 disposed in the first row of the first column is common electrode C 101 connected to inspection signal line 51 (for example, inspection signal line 51 A) disposed in the odd number (for example, the first) from the top
- inspection signal line 51 for example, inspection signal line 51 A
- inspection signal line 51 B inspection signal line 51 disposed in the even number (for example, second) from the top.
- common electrode 17 disposed in the first column is common electrode C 101 connected to inspection signal line 51 (for example, inspection signal line 51 A) disposed in the odd number (for example, the first) from the top
- common electrode C 104 that is disposed in the second column and is adjacent to common electrode C 101 in the second direction is connected to inspection signal line 51 (for example, inspection signal line 51 D) disposed in the even number (for example, fourth) from the top.
- inspection signal line 51 for example, inspection signal line 51 D
- the polarities of the inspection signals applied to two common electrodes 17 (for example, common electrode C 101 and common electrode C 104 ) adjacent to each other in the second direction can be opposite to each other.
- the combination of inspection gate line 52 and inspection signal line 51 connected to the first common electrode (for example, common electrode C 101 ) included in the plurality of common electrodes 17 (for example, common electrode C 101 to common electrode C 115 ) arrayed in the first direction can be different from the combination of inspection gate line 52 and inspection signal line 51 connected to another common electrodes 17 included in the plurality of common electrodes 17 (for example, common electrode C 101 to common electrode C 115 ) arrayed in the first direction.
- common electrode C 101 is connected to inspection signal line 51 A disposed at the top in FIG. 8 , but common electrode 17 connected to the inspection signal line 51 A does not exist in another common electrode 17 included in the first column in FIG. 9 . That is, in the configurations of FIGS. 8 and 9 , all inspection signal lines 51 to be connected to the plurality of common electrodes 17 arrayed in the first direction vary because only one inspection gate line 52 exists.
- the combination of inspection gate line 52 and inspection signal line 51 connected to one (for example, common electrode C 101 ) of two common electrodes 17 (for example, common electrode C 101 and common electrode C 104 ) adjacent to each other in the second direction can be different from the combination of inspection gate line 52 and inspection signal line 51 connected to the other (for example, common electrode C 104 ) of two common electrodes 17 (for example, common electrode C 101 and common electrode C 104 ) adjacent to each other in the second direction. That is, in the configurations of FIGS. 8 and 9 , inspection signal lines 51 connected to two common electrodes 17 adjacent to each other in the second direction vary because only one inspection gate line 52 exists. That is, in FIG. 9 , two common electrodes Cxy adjacent to each other in the second direction are different from each other in numeral y in each common electrode Cxy. In FIG. 9 , x is displayed in 1 digit, and y is displayed in 2 digits.
- inspection circuit 50 includes the plurality of inspection gate lines 52 , and the gate electrodes of the plurality of inspection thin film transistors 53 are connected to one of the plurality of inspection gate lines 52 , which allows the decrease of the total number of inspection signal lines 51 and inspection gate lines 52 . That is, a product of inspection signal line 51 and inspection gate line 52 may be greater than or equal to the number of common electrodes 17 included in the first column in order that the combination of inspection signal line 51 and inspection gate line 52 connected to each common electrode 17 varies to detect the electric connection failure between the plurality of common electrodes 17 included in the first column.
- the product becomes 15, and the electric connection failure can be detected between the plurality of common electrodes 17 included in the first column. That is, when the total number of inspection signal lines 51 and inspection gate lines 52 becomes eight in the minimum configuration.
- the number of common electrodes 17 included in the first column is N
- the total number of inspection signal lines 51 and inspection gate lines 52 can be decreased by preparing an integral number of inspection signal lines 51 close to N (1 ⁇ 2) and an integral number of inspection gate lines 52 close to N (1 ⁇ 2), a product of the integral number of inspection signal lines 51 and the integral number of inspection gate lines 52 becoming N.
- the number of inspection signal lines 51 to which the inspection signal having the same polarity as inspection signal line 51 A is input is equal to the number of inspection signal lines 51 to which the inspection signal having the polarity opposite to inspection signal line 51 A is input
- six inspection signal lines 51 are provided to set the number of inspection signal lines 51 to the even number, and the inspection signal is input to two-column common electrodes 17 .
- the number of inspection signal lines 51 to which the inspection signal having one of the polarities is input is equal to the number of inspection signal lines 51 to which the inspection signal of the other polarity is input. Consequently, even if the charge is generated by inputting the inspection signal to each inspection signal lines 51 , the electric charges generated in display panel 10 can be canceled as a whole, and display unevenness can be prevented.
- the plurality of common electrodes 17 are arrayed in the first direction as the first column
- the plurality of common electrodes 17 are arrayed in the first direction as the second column
- the first column and the second column are repeatedly disposed in the second direction in display panel 10 .
- the present disclosure is not limited to the configuration in FIG. 6 .
- the plurality of common electrodes 17 are arrayed in the second direction as the first column
- the plurality of common electrodes 17 are arrayed in the second direction as the second column.
- the first column and the second column are repeatedly disposed in the first direction in display panel 10 .
- the combination of inspection gate line 52 and inspection signal line 51 connected to the first common electrode included in the plurality of common electrodes 17 (for example, common electrode C 11 to common electrode C 55 ) arrayed in the second direction may be different from the combination of inspection gate line 52 and inspection signal line 51 connected to another common electrode 17 included in the plurality of common electrodes 17 arrayed in the second direction.
- common electrode C 11 is connected to inspection gate line 52 A and inspection signal line 51 A, but common electrode 17 connected to both inspection gate line 52 A and inspection signal line 51 A does not exist in another common electrode 17 included in the first column arrayed in the second direction in FIG. 7 .
- each common electrode Cxy means which inspection gate line 52 is connected to common electrode Cxy
- the numeral y in each common electrode Cxy means which inspection signal line 51 is connected to common electrode Cxy.
- common electrode Cxy in which both the number x and the number y are the same may not exist in the first column in FIG. 7 .
Abstract
Description
Claims (16)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019-014400 | 2019-01-30 | ||
JPJP2019-014400 | 2019-01-30 | ||
JP2019014400A JP2020122865A (en) | 2019-01-30 | 2019-01-30 | Display device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200241679A1 US20200241679A1 (en) | 2020-07-30 |
US11036323B2 true US11036323B2 (en) | 2021-06-15 |
Family
ID=71732448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/748,168 Active US11036323B2 (en) | 2019-01-30 | 2020-01-21 | Display device |
Country Status (3)
Country | Link |
---|---|
US (1) | US11036323B2 (en) |
JP (1) | JP2020122865A (en) |
CN (1) | CN111505874A (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7532265B2 (en) * | 2005-06-08 | 2009-05-12 | Wintek Corporation | Integrated circuit with the cell test function for the electrostatic discharge protection |
US20130215354A1 (en) * | 2012-02-22 | 2013-08-22 | Lg Display Co., Ltd. | Liquid crystal display device and method for repairing the same |
US8988627B2 (en) * | 2011-08-12 | 2015-03-24 | Samsung Display Co., Ltd. | Thin-film transistor substrate and method for manufacturing the same |
US9240361B2 (en) * | 2012-11-20 | 2016-01-19 | Boe Technology Group Co., Ltd. | Array substrate, method for fabricating and testing array substrate, and display device |
US20160188063A1 (en) | 2014-12-30 | 2016-06-30 | Lg Display Co., Ltd | Touch type liquid crystal display device |
-
2019
- 2019-01-30 JP JP2019014400A patent/JP2020122865A/en active Pending
-
2020
- 2020-01-21 US US16/748,168 patent/US11036323B2/en active Active
- 2020-01-22 CN CN202010075306.9A patent/CN111505874A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7532265B2 (en) * | 2005-06-08 | 2009-05-12 | Wintek Corporation | Integrated circuit with the cell test function for the electrostatic discharge protection |
US8988627B2 (en) * | 2011-08-12 | 2015-03-24 | Samsung Display Co., Ltd. | Thin-film transistor substrate and method for manufacturing the same |
US20130215354A1 (en) * | 2012-02-22 | 2013-08-22 | Lg Display Co., Ltd. | Liquid crystal display device and method for repairing the same |
US9240361B2 (en) * | 2012-11-20 | 2016-01-19 | Boe Technology Group Co., Ltd. | Array substrate, method for fabricating and testing array substrate, and display device |
US20160188063A1 (en) | 2014-12-30 | 2016-06-30 | Lg Display Co., Ltd | Touch type liquid crystal display device |
Also Published As
Publication number | Publication date |
---|---|
JP2020122865A (en) | 2020-08-13 |
US20200241679A1 (en) | 2020-07-30 |
CN111505874A (en) | 2020-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11163391B2 (en) | Display panel with touch detection function | |
US9639205B2 (en) | Touch sensor integrated display device | |
US20160253024A1 (en) | Display panel with touch detection function | |
US8174631B2 (en) | Touch panel with improved reliability and display device employing the touch panel | |
US9395835B2 (en) | Liquid crystal display panel having integrated pressure sensing units | |
US10185170B2 (en) | Display device | |
US20180095583A1 (en) | Display device with built-in touch screen and driving method thereof | |
KR101407303B1 (en) | Touch Panel Apparatus | |
CN107015679B (en) | Display device having touch screen therein | |
KR20150066791A (en) | Touch Display Device | |
TWI432859B (en) | Liquid crystal display panel and liquid crystal display apparatus | |
US20170192593A1 (en) | Touch sensor integrated display device | |
US10429970B2 (en) | Display device | |
KR20140087481A (en) | Liquid crystal display device having in cell type touch sensing function | |
WO2012063788A1 (en) | Display device | |
KR20080061325A (en) | Touch panel device | |
US11036323B2 (en) | Display device | |
US11579728B2 (en) | Touch display device, touch driving circuit and display panel | |
US11415826B2 (en) | Touch panel display device | |
WO2012063787A1 (en) | Display device | |
US10747352B2 (en) | Display including touch panel | |
WO2012046633A1 (en) | Input/output integrated display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FUKAMI, TETSUO;ISHII, MASAHIRO;SIGNING DATES FROM 20191202 TO 20191204;REEL/FRAME:052047/0244 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.;REEL/FRAME:064759/0824 Effective date: 20230824 |