US10983428B2 - Mask and method of forming pattern - Google Patents
Mask and method of forming pattern Download PDFInfo
- Publication number
- US10983428B2 US10983428B2 US15/978,215 US201815978215A US10983428B2 US 10983428 B2 US10983428 B2 US 10983428B2 US 201815978215 A US201815978215 A US 201815978215A US 10983428 B2 US10983428 B2 US 10983428B2
- Authority
- US
- United States
- Prior art keywords
- pattern
- patterns
- assist
- mask
- disposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Definitions
- the present invention relates to a mask and a method of forming a pattern, and more particularly, to a mask including an assist pattern and a method of forming a pattern by using the mask.
- the integrated circuit layout is first designed and formed as a mask pattern on a mask.
- the mask pattern is then proportionally transferred to a photoresist layer disposed on a semiconductor substrate through processes such as an exposure process followed by a development process.
- a corresponding etching process is performed in order to manufacture the semiconductor devices on the semiconductor substrate.
- the design rule of line width and space between lines or devices becomes finer.
- the width and the space are subject to optical limitations. For example, when the patterns are arranged with higher density, the center pattern surrounded by the peripheral patterns tends to be influenced by light diffraction and interference in the exposure process and cannot be effectively transferred to the photoresist layer, and the manufacturing yield loss may increase accordingly.
- a mask and a method of forming a pattern are provided in the present invention.
- a first assist pattern is disposed in a main pattern for improving the pattern transferring performance in an exposure process.
- a mask is provided.
- the mask includes a substrate, a main pattern, a first assist pattern, and a second assist pattern.
- the main pattern is disposed on the substrate, and the main pattern includes a first pattern and second patterns. Two of the second patterns are disposed at two opposite sides of the first pattern in a first direction.
- the first assist pattern is disposed on the substrate and disposed in the main pattern.
- the second assist pattern is disposed on the substrate and disposed outside the main pattern.
- a method of forming a pattern includes the following steps.
- a layout pattern is provided to a computer system.
- the layout pattern includes a first pattern and second patterns, and two of the second patterns are disposed at two opposite sides of the first pattern in a first direction.
- a first assist pattern is formed in the layout pattern.
- a second assist pattern is formed outside the layout pattern.
- the layout pattern, the first assist pattern, and the second assist pattern are outputted through the computer system onto a mask.
- the first assist pattern is located in the layout pattern, and the second assist pattern is located outside the layout pattern.
- a mask is provided.
- the mask includes a substrate, a main pattern, and an assist pattern.
- the main pattern is disposed on the substrate, and the main pattern includes a first pattern and second patterns.
- the first pattern and the second patterns are arranged in an array configuration, and the second patterns surround the first pattern.
- the assist pattern is disposed on the substrate.
- the assist pattern includes sub patterns disposed in the first pattern or disposed in the second patterns.
- FIG. 1 is a flow chart of a method of forming a pattern according to a first embodiment of the present invention.
- FIG. 2 is a schematic drawing illustrating a layout pattern according to the first embodiment of the present invention.
- FIG. 3 is a schematic drawing illustrating a mask according to the first embodiment of the present invention.
- FIG. 4 is a schematic drawing illustrating a photolithography process of the method of forming the pattern according to the first embodiment of the present invention.
- FIG. 5 is a schematic drawing illustrating a mask according to a second embodiment of the present invention.
- FIG. 6 is a schematic drawing illustrating a mask according to a third embodiment of the present invention.
- FIG. 7 is a schematic drawing illustrating a mask according to a fourth embodiment of the present invention.
- FIG. 8 is a schematic drawing illustrating a mask according to a fifth embodiment of the present invention.
- FIG. 9 is a schematic drawing illustrating a mask according to a sixth embodiment of the present invention.
- FIG. 10 is a schematic drawing illustrating a mask according to a seventh embodiment of the present invention.
- FIG. 11 is a schematic drawing illustrating a mask according to an eighth embodiment of the present invention.
- FIG. 12 is a schematic drawing illustrating a mask according to a ninth embodiment of the present invention.
- FIG. 13 is a schematic drawing illustrating a mask according to a tenth embodiment of the present invention.
- FIG. 14 is a schematic drawing illustrating a mask according to an eleventh embodiment of the present invention.
- FIG. 15 is a schematic drawing illustrating a mask according to a twelfth embodiment of the present invention.
- FIG. 16 is a schematic drawing illustrating a mask according to a thirteenth embodiment of the present invention.
- FIG. 17 is a schematic drawing illustrating a mask according to a fourteenth embodiment of the present invention.
- FIG. 1 is a flow chart of a method of forming a pattern according to a first embodiment of the present invention.
- FIG. 2 is a schematic drawing illustrating a layout pattern in this embodiment.
- FIG. 3 is a schematic drawing illustrating a mask in this embodiment.
- FIG. 4 is a schematic drawing illustrating a photolithography process of the method of forming the pattern in this embodiment.
- a method of forming a pattern is provided in this embodiment, and the method includes the following steps.
- a layout pattern 100 is provided to a computer system.
- the layout pattern 100 may include a first pattern P 1 and a plurality of second patterns P 2 .
- the first pattern P 1 and the second patterns P 2 may be separated from one another. Two of the second patterns P 2 are disposed at two opposite sides of the first pattern P 1 in a first direction D 1 . Additionally, in some embodiments, two of the second patterns P 2 may be disposed at two opposite sides of the first pattern P 1 in a second direction D 2 different from the first direction D 1 , and the second direction D 2 may be substantially perpendicular to the first direction D 1 , but not limited thereto. Additionally, in some embodiments, the second patterns P 2 may surround the first pattern P 1 . For instance, the first pattern P 2 and eight second patterns P 2 may be arranged in a 3 ⁇ 3 array configuration, but not limited thereto. The first pattern P 1 and the second patterns P 2 in the layout pattern 100 may correspond to feature patterns in an integrated circuit going to be formed, such as device patterns, line patterns, contact holes, or other island structures or recess structures, but not limited thereto.
- step S 12 an optical proximity correction (OPC) is performed to the layout pattern 100 .
- step S 13 is executed to determine whether there is a weak pattern in the layout pattern 100 after the optical proximity correction.
- step S 14 will be carried out for forming a first assist pattern A 1 in the layout pattern 100 when a weak pattern is determined.
- step S 15 will be carried out for outputting the layout pattern 100 through the computer system onto a mask when there is not any weak pattern.
- step S 13 may be carried out again for further determining whether there is a weak pattern or not, and step S 15 may be carried out to output the first layout pattern 100 and the first assist pattern A 1 to a mask (such as a mask 101 shown in FIG. 3 ) when there is not any weak pattern. Additionally, in some embodiments, step S 15 may be carried out right after forming the first assist pattern A 1 in step S 14 for outputting the layout pattern and the first assist pattern A 1 onto the mask 101 .
- the first pattern P 1 and the second patterns P 2 shown in FIG. 3 may be the result of performing the optical proximity correction to the layout pattern 100 shown in FIG. 2 , and the first assist pattern A 1 is formed in the layout pattern 100 accordingly.
- the method of forming the pattern in this embodiment may further include forming a second assist pattern A 2 outside the layout pattern 100 , and the second assist pattern A 2 may surround the first pattern P 1 and the second patterns of the layout pattern 100 and the first assist pattern A 1 formed in the layout pattern 100 , but not limited thereto.
- the layout pattern, the first assist pattern A 1 , and the second assist pattern A 2 may be outputted onto the mask 101 , wherein the first assist pattern A 1 is located in the layout pattern 100 , and the second assist pattern A 2 is located outside the layout pattern 100 . It is worth noting that, in some embodiments, the first assist pattern A 1 may be directly formed in the layout pattern 100 and the second assist pattern A 2 may be directly formed outside the layout pattern 100 without performing the optical proximity correction in the step S 12 described above.
- the optical proximity correction to the layout pattern 100 may be performed before the step forming the first assist pattern A 1
- the second assist pattern A 2 may be formed by the optical proximity correction
- the second assist pattern A 2 may be formed before the step of forming the first assist pattern A 1 accordingly, but not limited thereto.
- the optical proximity correction may be performed after the step of forming the first assist pattern A 1 according to some considerations. As shown in FIG. 3 , the first pattern P 1 surrounded by the second patterns P 2 are adjacent to more second patterns P 2 , and the first pattern P 1 may not be effectively transferred to the target layer because the exposure dose at the region corresponding to the first pattern P 1 tends to be influenced by the second patterns P 2 in the exposure process.
- the first pattern P 1 may be determined as a weak pattern, and the first assist pattern A 1 may be formed in the first pattern P 1 or in the second patterns P 2 for adjusting the expose dose distribution at the first pattern P 1 and the second patterns P 2 in the exposure process and obtaining the required exposure result.
- the second assist pattern A 2 may surround the first pattern P 1 and the second patterns P 2 for adjusting the expose dose distribution at the outer sides of the second patterns P 2 in the exposure process. Therefore, the dimension of the first assist pattern A 1 may be different from the dimension of the second assist pattern A 2 , but not limited thereto. In some embodiments, the dimension of the first assist pattern A 1 may be close to the dimension of the second assist pattern A 2 according to some considerations.
- the mask 101 may include a first substrate 10 , a main pattern MP, the first assist pattern A 1 , and the second assist pattern A 2 .
- the first substrate 10 may include a transparent substrate, such as a quartz substrate, a glass substrate, a plastic substrate, a ceramic substrate, or substrates formed by other suitable materials.
- the main pattern MP is disposed on the first substrate 10 , and the main pattern MP includes the first pattern P 1 and second patterns P 2 . Two of the second patterns P 2 are disposed at two opposite sides of the first pattern P 1 in the first direction D 1 .
- two of the second patterns P 2 may be disposed at two opposite sides of the first pattern P 1 in the second direction D 2 different from the first direction D 1 , and the second patterns P 2 may surround the first pattern P 1 .
- the first pattern P 2 and eight second patterns P 2 may be arranged in a 3 ⁇ 3 array configuration, but not limited thereto.
- the first assist pattern A 1 is disposed on the first substrate 10 and disposed in the main pattern MP
- the second assist pattern A 2 is disposed on the first substrate 10 and disposed outside the main pattern MP.
- the first assist pattern A 1 may be disposed in the first pattern P 1 or disposed in the second patterns P 2 disposed at the two opposite sides of the first pattern P 1 in the first direction D 1 .
- the first assist pattern A 1 may be disposed in the first pattern P 1 or disposed in the second patterns P 2 disposed at the two opposite sides of the first pattern P 1 in the second direction D 2 . In some embodiments, the first assist pattern A 1 may be disposed in the first pattern P 1 or disposed in the second patterns P 2 surrounding the first pattern P 1 . In other words, the first assist pattern A 1 may be disposed in the first pattern P 1 or disposed in at least apart of the second patterns P 2 adjacent to the first pattern P 1 .
- the first assist pattern A 1 may include a plurality of first sub patterns SP 1 separated from one another
- the second assist pattern A 2 may include a plurality of second sub patterns SP 2 separated from one another and surrounding the main pattern MP, but not limited thereto.
- Each of the first sub patterns SP 1 may be disposed in the first pattern P 1 at a side of the first pattern P 1 close to the adjacent second pattern P 2 or be disposed in the second pattern P 2 at a side of the second pattern P 2 close to the first pattern P 1 .
- the first sub patterns SP 1 may be disposed at corner regions of the first pattern P 1 or be disposed at corner regions of the second patterns P 2 , but not limited thereto.
- the first assist pattern A 1 may include four first sub patterns SP disposed at four corner regions of the first pattern P 1 respectively.
- the dimension of each of the first sub patterns SP 1 may be different from the dimension of each of the second sub patterns SP 2 , but not limited thereto. It is worth noting that the shapes of the first pattern P 1 , the second patterns P 2 , the first sub patterns SP 1 , and the second sub patterns SP 2 are not limited to the condition shown in FIG. 3 and may be further modified according to design considerations.
- the first pattern P 1 , the second patterns P 2 , and the second assist pattern A 2 may be light-shielding patterns, and the first assist pattern A 1 may be a light-transmitting pattern.
- the first pattern P 1 , the second patterns P 2 , and the second assist pattern A 2 may be light-transmitting patterns, and the first assist pattern A 1 may be a light-shielding pattern.
- the light-transmitting property or the light-shielding property of the first pattern P 1 may be substantially the same as the light-transmitting property or the light-shielding property of the second pattern P 2 and the light-transmitting property or the light-shielding property of the second assist pattern A 2 .
- the light-transmitting property or the light-shielding property of the first assist pattern A 1 may be different from that of the first pattern P 1 , the second pattern P 2 , and the second assist pattern A 2 .
- the light-shielding pattern described above may include light-absorbing material, light-blocking material or other materials capable of altering the light transmittance and/or the light path of the exposure light source used in the exposure process required for the mask 101 .
- opaque materials such as chromium or resin or translucent materials such as molybdenum silicide may be used to form the light-shielding pattern described above, but not limited thereto.
- the light-transmitting pattern described above may be fully pervious to light or partially pervious to light.
- the method of forming the pattern in this embodiment may further include transferring the layout pattern from the mask 101 to a material layer 20 through a photolithography process 90 with the mask 101 .
- the material layer 20 may include a photoresist layer or other photo-patternable materials, and the material layer may be disposed on a second substrate 11 , but not limited thereto.
- the second substrate 11 may include a semiconductor substrate or other suitable substrates.
- the material layer 20 may be a positive photoresist for performing the photolithography process 90 and forming a first patterned structure 21 and a second patterned structure 22 on the second substrate 11 , wherein the first patterned structure 21 is formed corresponding to the first pattern P 1 and the second patterned structure 22 is formed corresponding to the second patterns P 2 , but the present invention is not limited thereto.
- the material layer 20 may be a positive photoresist or a negative photoresist depending on the light-transmitting property or the light-shielding property of the first pattern P 1 and the second patterns P 2 and whether the structure going to be formed is an island structure or a recess structure. It is worth noting that the first assist pattern A 1 and the second assist pattern A 2 are not transferred to the material layer 20 after the photolithography process 90 , and the first assist pattern A 1 and the second assist pattern A 2 are only used to modify the exposure dose distribution in the exposure process for obtaining the first patterned structure 21 and the second patterned structure 22 more close to the design in the original layout pattern. In other words, the first pattern P 1 and the second patterns P 2 may be printable patterns, and the first assist pattern A 1 and the second assist pattern A 2 may be non-printable patterns.
- FIG. 5 is a schematic drawing illustrating a mask 102 according to a second embodiment of the present invention.
- the difference between this embodiment and the first embodiment described above is that the first assist pattern A 1 may be disposed in the second patterns P 2 without being disposed in the first pattern A 1 .
- the first assist pattern A 1 may be formed in the second patterns P 2 disposed at the two opposite sides of the first pattern P 1 in the first direction D 1 and/or be formed in the second patterns P 2 disposed at the two opposite sides of the first pattern P 1 in the second direction D 2 .
- the first assist pattern A 1 may be formed in the eight second patterns P 2 surrounding the first pattern P 1 .
- the first assist pattern A 1 may include the first sub patterns SP 1 respectively disposed at the corner regions of each of the second patterns P 2 , but not limited thereto.
- FIG. 6 is a schematic drawing illustrating a mask 103 according to a third embodiment of the present invention.
- the mask 103 includes the first substrate 10 , the main pattern MP, and an assist pattern (i.e. the first assist pattern A 1 ).
- the main pattern MP is disposed on the first substrate 10 , and the main pattern MP includes the first pattern P 1 and the second patterns P 2 .
- the first pattern P 1 and the second patterns P 2 are arranged in an array configuration, and the second patterns P 2 surround the first pattern P 1 .
- the main pattern MP may include one first pattern P 1 and eight second patterns P 2 arranged in a 3 ⁇ 3 array configuration, but not limited thereto.
- the first pattern P 1 and the second patterns P 2 may also be arranged in other kinds of array configurations.
- the first assist pattern A 1 is disposed on the first substrate 10 .
- the first assist pattern A 1 may include a plurality of the first sub patterns SP 1 disposed in the first pattern P 1 , but not limited thereto.
- the first sub patterns SP 1 of the first assist pattern A 1 may also be disposed in the second patterns P 2 without being disposed in the first pattern P 1 .
- the difference between this embodiment and the first embodiment described above is that the mask 103 in this embodiment may not include the second assist pattern described in the first embodiment, and only the first assist pattern A 1 is used to modify the exposure dose distribution in the exposure process using the mask 103 .
- FIG. 7 is a schematic drawing illustrating a mask 104 according to a fourth embodiment of the present invention.
- FIG. 8 is a schematic drawing illustrating a mask 105 according to a fifth embodiment of the present invention.
- the difference between these embodiments and the third embodiment described above is that the first assist pattern A 1 in the mask 104 may include a cross pattern, and the first assist pattern A 1 in the mask 105 may include a slot pattern.
- the second assist pattern surrounding the main pattern MP in the above-mentioned first embodiment may also be disposed in the mask 104 and the mask 105 according to some considerations.
- FIG. 9 is a schematic drawing illustrating a mask 106 according to a sixth embodiment of the present invention.
- the difference between this embodiment and the third embodiment described above is that the first assist pattern A 1 in this embodiment may be disposed in the second patterns P 2 without being disposed in the first pattern P 1 .
- the first assist pattern A 1 may be disposed in the second patterns P 2 surrounding the first pattern P 1 , and the first assist pattern A 1 may include a plurality of the first sub patterns SP 1 respectively disposed at the corner regions of each of the second patterns P 2 , but not limited thereto.
- FIG. 10 is a schematic drawing illustrating a mask 107 according to a seventh embodiment of the present invention.
- the first assist pattern A 1 in this embodiment may include a plurality of the first sub patterns SP 1 which are ring patterns respectively disposed in the second patterns P 2 , and there may be only one first sub pattern SP 1 disposed in each of the second pattern P 2 .
- the second assist pattern surrounding the main pattern MP in the above-mentioned first embodiment may also be disposed in the mask 107 according to some considerations.
- FIG. 11 is a schematic drawing illustrating a mask 108 according to an eighth embodiment of the present invention.
- the main pattern MP in this embodiment may include two first patterns P 1 and four second patterns P 2 arranged in a 2 ⁇ 3 array configuration.
- the first sub patterns SP 1 of the first assist pattern A 1 disposed in the first patterns P 1 may have different shapes.
- the first sub patterns SP 1 may include slot sub patterns and block sub patterns, but not limited thereto.
- the second assist pattern surrounding the main pattern MP in the above-mentioned first embodiment may also be disposed in the mask 108 according to some considerations.
- FIG. 12 is a schematic drawing illustrating a mask 109 according to a ninth embodiment of the present invention.
- FIG. 13 is a schematic drawing illustrating a mask 110 according to a tenth embodiment of the present invention.
- FIG. 14 is a schematic drawing illustrating a mask 111 according to an eleventh embodiment of the present invention.
- FIG. 15 is a schematic drawing illustrating a mask 112 according to a twelfth embodiment of the present invention. As shown in FIGS.
- the difference between these embodiments and the third embodiment described above is that the mask 109 , the mask 110 , the mask 111 , and the mask 112 may include one first pattern P 1 and two second patterns P 2 only, and the two second patterns P 2 are disposed at two opposite sides of the first pattern P 1 in the first direction D 1 respectively.
- the first assist pattern A 1 may include a plurality of the first sub patterns SP 1 disposed at the corner regions of the first pattern P 1 or disposed at the corner regions of the two second patterns P 2 .
- the first sub patterns SP 1 may be disposed at the corner regions of each of the second patterns P 2 and only disposed at the corner regions close to the first pattern P 1 .
- FIG. 13 the first sub patterns SP 1 may be disposed at the corner regions of each of the second patterns P 2 and only disposed at the corner regions close to the first pattern P 1 .
- each of the first sub patterns SP 1 may include a slot pattern extending in the first direction D 1 or extending in the second direction D 2 .
- the second assist pattern surrounding the main pattern MP in the above-mentioned first embodiment may also be disposed in the mask 109 , the mask 110 , the mask 111 , and the mask 112 according to some considerations.
- FIG. 16 is a schematic drawing illustrating a mask 113 according to a thirteenth embodiment of the present invention.
- FIG. 17 is a schematic drawing illustrating a mask 114 according to a fourteenth embodiment of the present invention.
- the difference between these embodiments, the third embodiment and the sixth embodiment described above is that, in the mask 113 and the mask 114 , the first pattern P 1 and the second patterns P 2 may be light-transmitting patterns, and the first assist pattern A 1 may be a light-shielding pattern.
- the mask 113 and the mask 114 may be used with a positive photoresist for forming recess patterned structures such as contact holes, but not limited thereto.
- the second assist pattern surrounding the main pattern MP in the above-mentioned first embodiment may also be disposed in the mask 113 and the mask 114 according to some considerations.
- the first assist pattern may be disposed in the first pattern of the main pattern or disposed in the second patterns adjacent to the first pattern for improving the pattern transferring performance of the first pattern and the second patterns in the exposure process.
- the second assist pattern may be disposed outside the main pattern for modifying the expose dose distribution at the outer sides of the second patterns in the exposure process, and the pattern transferring performance of the mask in the photolithography process may be further improved accordingly.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
Description
Claims (16)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW107112549 | 2018-04-12 | ||
| TW107112549A TWI753152B (en) | 2018-04-12 | 2018-04-12 | Mask and method of forming pattern |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20190317393A1 US20190317393A1 (en) | 2019-10-17 |
| US10983428B2 true US10983428B2 (en) | 2021-04-20 |
Family
ID=68161667
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US15/978,215 Active 2038-12-05 US10983428B2 (en) | 2018-04-12 | 2018-05-14 | Mask and method of forming pattern |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US10983428B2 (en) |
| TW (1) | TWI753152B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110707044B (en) * | 2018-09-27 | 2022-03-29 | 联华电子股份有限公司 | Method for forming semiconductor device layout |
| KR102820491B1 (en) * | 2020-03-25 | 2025-06-13 | 삼성디스플레이 주식회사 | Photo mask, display device and manufacturing mathod thereof |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6818480B2 (en) | 2002-08-02 | 2004-11-16 | Samsung Electronics Co., Ltd. | Method of forming a pattern of a semiconductor device and photomask therefor |
| US20050003305A1 (en) * | 2003-04-30 | 2005-01-06 | Koji Hashimoto | Photo mask, exposure method using the same, and method of generating data |
| US20060141369A1 (en) * | 2004-12-28 | 2006-06-29 | Fujitsu Limited | Method for correcting pattern data and method for manufacturing semiconductor device using same |
| US20080113280A1 (en) * | 2005-07-22 | 2008-05-15 | Fujitsu Limited | Creating method of photomask pattern data, photomask created by using the photomask pattern data, and manufacturing method of semiconductor apparatus using the photomask |
| US20090091736A1 (en) * | 2007-10-03 | 2009-04-09 | Canon Kabushiki Kaisha | Calculation method, generation method, program, exposure method, and mask fabrication method |
| US20100021825A1 (en) * | 2008-06-06 | 2010-01-28 | Chikaaki Kodama | Mask pattern data creation method and mask |
| US7682757B2 (en) | 2005-04-12 | 2010-03-23 | Kabushiki Kaisha Toshiba | Pattern layout for forming integrated circuit |
| US20110188734A1 (en) * | 2010-02-01 | 2011-08-04 | Nuflare Technology, Inc. | Defect estimation device and method and inspection system and method |
| US20130302724A1 (en) * | 2012-05-14 | 2013-11-14 | Yu-Shiang Yang | Mask and method of forming pattern by using the same |
| US20150153641A1 (en) * | 2013-12-03 | 2015-06-04 | Canon Kabushiki Kaisha | Pattern generation method, recording medium, information processing apparatus, and mask fabrication method |
| US20150227040A1 (en) * | 2014-02-10 | 2015-08-13 | SK Hynix Inc. | Photomask blank and photomask for suppressing heat absorption |
| US20150316841A1 (en) * | 2013-01-21 | 2015-11-05 | Panasonic Interllectual Property Management Co., Ltd. | Photomask and pattern forming method using photomask |
| US20160195803A1 (en) * | 2013-08-21 | 2016-07-07 | Dai Nippon Printing Co., Ltd. | Mask blank, mask blank with negative resist film, phase shift mask, and method for producing pattern formed body using same |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7147975B2 (en) * | 2003-02-17 | 2006-12-12 | Matsushita Electric Industrial Co., Ltd. | Photomask |
| US8677289B1 (en) * | 2012-09-14 | 2014-03-18 | Nanya Technology Corporation | Method of generating assistant feature |
-
2018
- 2018-04-12 TW TW107112549A patent/TWI753152B/en active
- 2018-05-14 US US15/978,215 patent/US10983428B2/en active Active
Patent Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6818480B2 (en) | 2002-08-02 | 2004-11-16 | Samsung Electronics Co., Ltd. | Method of forming a pattern of a semiconductor device and photomask therefor |
| US20050003305A1 (en) * | 2003-04-30 | 2005-01-06 | Koji Hashimoto | Photo mask, exposure method using the same, and method of generating data |
| US20060141369A1 (en) * | 2004-12-28 | 2006-06-29 | Fujitsu Limited | Method for correcting pattern data and method for manufacturing semiconductor device using same |
| US7682757B2 (en) | 2005-04-12 | 2010-03-23 | Kabushiki Kaisha Toshiba | Pattern layout for forming integrated circuit |
| US20080113280A1 (en) * | 2005-07-22 | 2008-05-15 | Fujitsu Limited | Creating method of photomask pattern data, photomask created by using the photomask pattern data, and manufacturing method of semiconductor apparatus using the photomask |
| US20090091736A1 (en) * | 2007-10-03 | 2009-04-09 | Canon Kabushiki Kaisha | Calculation method, generation method, program, exposure method, and mask fabrication method |
| US20100021825A1 (en) * | 2008-06-06 | 2010-01-28 | Chikaaki Kodama | Mask pattern data creation method and mask |
| US20110188734A1 (en) * | 2010-02-01 | 2011-08-04 | Nuflare Technology, Inc. | Defect estimation device and method and inspection system and method |
| US20130302724A1 (en) * | 2012-05-14 | 2013-11-14 | Yu-Shiang Yang | Mask and method of forming pattern by using the same |
| US8962221B2 (en) | 2012-05-14 | 2015-02-24 | United Microelectronics Corp. | Mask and method of forming pattern by using the same |
| US20150316841A1 (en) * | 2013-01-21 | 2015-11-05 | Panasonic Interllectual Property Management Co., Ltd. | Photomask and pattern forming method using photomask |
| US20160195803A1 (en) * | 2013-08-21 | 2016-07-07 | Dai Nippon Printing Co., Ltd. | Mask blank, mask blank with negative resist film, phase shift mask, and method for producing pattern formed body using same |
| US20150153641A1 (en) * | 2013-12-03 | 2015-06-04 | Canon Kabushiki Kaisha | Pattern generation method, recording medium, information processing apparatus, and mask fabrication method |
| US20150227040A1 (en) * | 2014-02-10 | 2015-08-13 | SK Hynix Inc. | Photomask blank and photomask for suppressing heat absorption |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201944168A (en) | 2019-11-16 |
| US20190317393A1 (en) | 2019-10-17 |
| TWI753152B (en) | 2022-01-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9268209B2 (en) | Mask and method of forming pattern by using the same | |
| JP4896671B2 (en) | Halftone mask and pattern substrate manufacturing method using the same | |
| US8423923B2 (en) | Optical proximity correction method | |
| US20040194050A1 (en) | Optical proximity correction method | |
| JP5380703B2 (en) | Mask manufacturing method and semiconductor device manufacturing method | |
| JP2006527398A (en) | Method of designing a reticle and manufacturing a semiconductor element with a reticle | |
| US7859645B2 (en) | Masks and methods of manufacture thereof | |
| US10983428B2 (en) | Mask and method of forming pattern | |
| US6598218B2 (en) | Optical proximity correction method | |
| US8524424B2 (en) | Optical proximity correction photomask | |
| CN102073224B (en) | Pattern formation method using levenson-type mask and method of manufacturing levenson-type mask | |
| KR20090097471A (en) | Exposure mask and method of forming semiconductor device using same | |
| US10747099B2 (en) | Photomask | |
| KR100772090B1 (en) | Method for manufacturing exposure mask for semiconductor manufacturing | |
| JP2009237289A (en) | Halftone phase shift mask and method for manufacturing the same | |
| US20020106588A1 (en) | Photolithography process for forming an opening | |
| US8021802B2 (en) | Phase shift mask for double patterning and method for exposing wafer using the same | |
| US7033709B2 (en) | Method and structure for fabricating patterns on phase shift mask for the manufacture of semiconductor wafers | |
| CN101685261B (en) | Off-Axis Light Sources, Gobos, and Methods to Define Different Morphological Patterns in a Single Exposure | |
| JP5100406B2 (en) | Photomask design method | |
| US20140205953A1 (en) | Method for forming semiconductor device | |
| KR100434707B1 (en) | Exposure mask for semiconductor device manufacture | |
| US20180203344A1 (en) | Photomask | |
| KR100882730B1 (en) | Mask manufacturing method | |
| KR20040049549A (en) | A exposure mask |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUN, CHIA-CHEN;TUNG, YU-CHENG;HSUEH, SHENG-YUAN;REEL/FRAME:045791/0557 Effective date: 20180509 |
|
| FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
| STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |