US10930586B2 - Integrated fan-out package and method of fabricating the same - Google Patents
Integrated fan-out package and method of fabricating the same Download PDFInfo
- Publication number
- US10930586B2 US10930586B2 US16/416,278 US201916416278A US10930586B2 US 10930586 B2 US10930586 B2 US 10930586B2 US 201916416278 A US201916416278 A US 201916416278A US 10930586 B2 US10930586 B2 US 10930586B2
- Authority
- US
- United States
- Prior art keywords
- conductive
- redistribution
- insulating encapsulation
- layer
- encapsulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 238000005538 encapsulation Methods 0.000 claims abstract description 122
- 230000004888 barrier function Effects 0.000 claims abstract description 53
- 238000000034 method Methods 0.000 claims description 39
- 239000000463 material Substances 0.000 claims description 16
- 238000000059 patterning Methods 0.000 claims description 4
- 238000000206 photolithography Methods 0.000 claims description 4
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 239000011810 insulating material Substances 0.000 description 24
- 230000008569 process Effects 0.000 description 23
- 229910000765 intermetallic Inorganic materials 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 7
- 238000012360 testing method Methods 0.000 description 7
- 239000010949 copper Substances 0.000 description 6
- 238000000465 moulding Methods 0.000 description 6
- 238000002161 passivation Methods 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 5
- 238000007772 electroless plating Methods 0.000 description 5
- 239000010408 film Substances 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 239000004642 Polyimide Substances 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 229920002577 polybenzoxazole Polymers 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910020836 Sn-Ag Inorganic materials 0.000 description 3
- 229910020988 Sn—Ag Inorganic materials 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 238000005272 metallurgy Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 229910052718 tin Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 238000012795 verification Methods 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000004927 clay Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 150000002484 inorganic compounds Chemical class 0.000 description 1
- 229910003475 inorganic filler Inorganic materials 0.000 description 1
- 239000011256 inorganic filler Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N phenol group Chemical group C1(=CC=CC=C1)O ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 238000000016 photochemical curing Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000001029 thermal curing Methods 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02331—Multilayer structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0239—Material of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05657—Cobalt [Co] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/11002—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for supporting the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
- H01L2224/11849—Reflowing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1401—Structure
- H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1418—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/14181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/22—Structure, shape, material or disposition of high density interconnect preforms of a plurality of HDI interconnects
- H01L2224/221—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/82005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
Definitions
- FIGS. 1 through 12 illustrate a process flow for fabricating an integrated fan-out package in accordance with some embodiments.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices.
- the testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like.
- the verification testing may be performed on intermediate structures as well as the final structure.
- the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.
- FIGS. 1 through 12 illustrate a process flow for fabricating an integrated fan-out package in accordance with some embodiments.
- a carrier C having a de-bonding layer DB and a dielectric layer DI formed thereon wherein the de-bonding layer DB is formed between the carrier C and the dielectric layer DI.
- the carrier C is a glass substrate
- the de-bonding layer DB is a light-to-heat conversion (LTHC) release layer formed on the glass substrate
- the dielectric layer DI is a photosensitive polybenzoxazole (PBO) or polyimide (PI) layer formed on the de-bonding layer DB, for example.
- the de-bonding layer DB may be a photo-curable release film whose viscosity is decreased by photo-curing process or a thermal curable release film whose viscosity is decreased by thermal-curing process
- the dielectric layer DI may be made from other photosensitive or non-photosensitive dielectric materials.
- a die 100 including an active surface 100 a and a plurality of sidewalls 100 b is then mounted on the carrier C having the dielectric layer DI formed thereon.
- the die 100 further includes a plurality of pads 102 distributed on the active surface 100 a and a passivation layer 104 .
- the die 100 is mounted on the dielectric layer DI.
- the passivation layer 104 covers the active surface 100 a of the die 100 , and the pads 102 are partially exposed by the passivation layer 104 .
- the pads 102 are aluminum pads or other metal pads, and the passivation layer 104 is a photosensitive polybenzoxazole (PBO) or polyimide (PI) layer, for example.
- PBO photosensitive polybenzoxazole
- PI polyimide
- the die 100 is adhered with the dielectric layer DI through a die-attach film (DAF) 110 or the like.
- DAF die-attach film
- the material of the die-attach film 110 includes phenolic base materials or epoxy base materials.
- an insulating material 120 is formed on the dielectric layer DI so as to cover the die 100 and the die-attach film 110 .
- the insulating material 120 is a molding compound formed by molding process.
- the pads 102 and the passivation layer 104 of the die 100 are entirely covered by the insulating material 120 .
- the sidewalls 100 b of the die 100 are encapsulated by the insulating material 120 .
- the maximum thickness of the insulating material 120 is greater than the thickness of the die 100 such that the sidewalls 100 b , the pads 102 and the passivation layer 104 of the die 100 are not revealed by the insulating material 120 .
- the top surface of the insulating material 120 is higher than the active surface 100 a of the die 100 .
- the insulating material 120 includes epoxy or other suitable resins, for example.
- the insulating material 120 may be formed by photo pattern-able molding compounds, such as phenolic resin, epoxy resin, or combinations thereof. That is, the insulating material 120 is able to be patterned by a photolithography method.
- the insulating material 120 may further include inorganic filler or inorganic compound (e.g. silica, clay, and so on) can be added therein so as to optimize coefficient of thermal expansion (CTE) of the insulating material 120 .
- CTE coefficient of thermal expansion
- the dimension (e.g., thickness and width) of the insulating material 120 is greater than the dimension (e.g., thickness and width) of the die 100 .
- the insulating material 120 not only covers the dielectric layer DI, but also encapsulates the active surface 100 a and the sidewalls 100 b of the die 100 .
- the insulating material 120 may have a planar top surface.
- the insulating material 120 is patterned to form an insulating encapsulation 120 ′.
- the insulating encapsulation 120 ′ partially encapsulates the active surface 100 a of the die 100 and entirely encapsulates the sidewalls 100 b of the die 100 .
- the insulating encapsulation 120 ′ includes a plurality of first contact openings 122 for exposing the pads 102 and a plurality of through holes 124 for exposing the dielectric layer DI.
- the insulating encapsulation 120 ′ may include a first encapsulation portion 120 A and a second encapsulation portion 120 B connected to the first encapsulation portion 120 A, wherein the first encapsulation portion 120 A covers the active surface 100 a of the die 100 , and the second encapsulation portion 120 B covers the sidewalls 100 b of the die 100 and extends outward from the first encapsulation portion 120 A and the sidewalls 100 b of the die 100 .
- the thickness T A of the first encapsulation portion 120 A is smaller than the thickness T B of the second encapsulation portion 120 B.
- the first contact openings 122 are formed and distributed in the first encapsulation portion 120 A of the insulating encapsulation 120 ′, while the through holes 124 are formed and distributed in the second encapsulation portion 120 B of insulating encapsulation 120 ′.
- the first contact openings 122 and the through holes 124 distributed in the insulating encapsulation 120 ′ may be simultaneously formed by the photolithography method when the insulating material 120 is formed by photo pattern-able molding compounds.
- the patterning method of the insulating material 120 is not limited thereto.
- the first contact openings 122 and the through holes 124 may be formed by different processes respectively.
- the through holes 124 are formed simultaneously, and the first contact openings 122 are then formed in the insulating material 120 having the through holes 124 .
- the insulating material 120 having the through holes 124 distributed therein are formed by molding process, and the first contact openings 122 are formed by the photolithography method, for instance.
- the dimension (e.g., depth and width) of the first contact openings 122 formed in the first encapsulation portion 120 A is smaller than the dimension (e.g., depth and width) of through holes 124 formed in the second encapsulation portion 120 B.
- the arranging pitch of the first contact openings 122 i.e., the distance between two adjacent first contact openings 122 , is smaller than that of the through holes 124 .
- a redistribution circuit structure RDL (as shown in FIG. 8 ) electrically connected to the pads 102 of the die 100 is formed on the insulating encapsulation 120 ′ and on portions of the dielectric layer DI exposed by the through holes 124 .
- the redistribution circuit structure RDL (shown in FIG. 8 ) is fabricated to electrically connect to the pads 102 of the die 100 .
- the fabrication process flow of the redistribution circuit structure RDL (shown in FIG. 8 ) is described in accompany with FIG. 4 through FIG. 8 in detail.
- a seed layer 130 is conformally sputtered, for example, on the insulating material 120 ′, the pads 102 exposed by the first contact openings 122 , and the portions of the dielectric layer DI exposed by the through holes 124 .
- the seed layer 130 is a titanium/copper composited layer, wherein the sputtered titanium thin film is in contact with the insulating material 120 ′, the pads 102 exposed by the first contact openings 122 , and the portions of the dielectric layer DI exposed by the through holes 124 .
- the sputtered copper thin film is formed on the sputtered titanium thin film.
- a patterned photoresist layer PR is formed on the seed layer 130 .
- the patterned photoresist layer PR includes openings corresponding to the first contact openings 122 and the through holes 124 , and portions of the seed layer 130 are exposed by the openings of the photoresist layer PR.
- the seed layer 130 is a conformal layer. That is, the seed layer 130 has a substantially equal thickness extending along the region on which the seed layer 130 is formed.
- the insulating encapsulation 120 ′ provides a planar surface for fabrication of the sequentially formed redistribution circuit structure RDL (shown in FIG. 8 ).
- a redistribution conductive layer 140 is formed on portions of the seed layer 130 .
- the redistribution conductive layer 140 is formed on the portions of the seed layer 130 exposed by the openings of the patterned photoresist layer PR by a plating process.
- the redistribution conductive layer 140 includes a plurality of first conductive patterns 140 A corresponding to the first contact openings 122 and a plurality of second conductive patterns 140 B corresponding to the through holes 124 .
- the gap filling capacity of the first conductive patterns 140 A is more obvious than that of the second conductive patterns 140 B. Accordingly, the first contact openings 122 may be filled by the first conductive patterns 140 A, and the through holes 124 may not be filled up the second conductive patterns 140 B. As shown in FIG. 5 , the second conductive patterns 140 B conformally cover the surface of the insulating encapsulation 120 ′ in the proximity of the through holes 124 such that the through holes 124 are partially occupied by the second conductive patterns 140 B.
- the through holes 124 are not fully occupied by the second conductive patterns 140 B.
- the second conductive patterns 140 B in the through holes 124 are formed as cup-shaped structures. From the cross-section view of FIG. 5 , the second conductive patterns 140 B in the through holes 124 are formed as U-shape. In some alternative embodiments, the profile and the gap filling capacity of the second conductive patterns 140 B may be modified through proper adjustment of thin-film deposition recipe.
- the patterned photoresist layer PR is stripped such that the portions of the seed layer 130 that are not covered by the redistribution conductive layer 140 are exposed.
- the patterned seed layer 130 ′ includes a plurality of first seed patterns 130 A and a plurality of second seed patterns 130 B.
- the first seed patterns 130 A are between the pads 102 and the first conductive patterns 140 A
- the second seed patterns 130 B are between the insulating encapsulation 120 ′ and the second conductive patterns 140 B.
- the seed layer 130 is patterned by etching until the insulating encapsulation 120 ′ is exposed.
- the first conductive patterns 140 A of the redistribution conductive layer 140 are electrically connected to the pads 102 of the die 100 through the first seed patterns 130 A in the first contact openings 122 .
- the first conductive patterns 140 A and the second conductive patterns 140 B are not merely distributed within the first contact openings 122 and the through holes 124 .
- the first conductive patterns 140 A further extend from the first contact openings 122 of the insulating encapsulation 120 ′ to partially cover the first surface S 1 of the insulating encapsulation 120 ′
- the second conductive patterns 140 B further extend from the through holes 124 of the insulating encapsulation 120 ′ to partially cover the first surface S 1 of the insulating encapsulation.
- the second conductive patterns 140 B of the redistribution conductive layer 140 penetrate the insulating encapsulation 120 ′, i.e., the second conductive patterns 140 B extend from the first surface S 1 of the insulating encapsulation to the second surface S 2 of the insulating encapsulation. In other words, the second conductive patterns 140 B are simultaneously exposed at the first surface S 1 and the second surface S 2 of the insulating encapsulation 120 ′.
- the second conductive patterns 140 B are conformal layers with a substantially equal thickness extending along the region on which the second conductive patterns 140 B are formed.
- a thickness T 1 of the second conductive patterns 140 B at bottoms of the through holes 124 is different from a thickness T 2 of the second conductive patterns 140 B over the first surface S 1 of the insulating encapsulation 120 ′.
- the thickness T 1 of the second conductive patterns 140 B at bottoms of the through holes 124 is less than the thickness T 2 of the second conductive patterns 140 B over the first surface S 1 of the insulating encapsulation 120 ′.
- the thickness T 1 of the second conductive patterns 140 B at bottoms of the through holes 124 is in a range of 3 ⁇ m to 10 ⁇ m.
- the thickness T 2 of the second conductive patterns 140 B over a first surface S 1 of the insulating encapsulation 120 ′ is in a range of 4 ⁇ m to 15 ⁇ m.
- the redistribution conductive layer 140 not only re-layouts the pads 102 of the die 100 , but also serves as conductive through vias in the insulating encapsulation 120 ′.
- the first conductive patterns 140 A of the redistribution conductive layer 140 re-layout the pads 102 of the die 100
- the second conductive patterns 140 B of the redistribution conductive layer 140 serve as conductive through vias.
- one of the second conductive patterns 140 B includes the conductive through via 140 B 1 in the respective through hole 124 and the conductive layer 140 B 2 over the first surface S 1 of the insulating encapsulation 120 ′.
- the conductive through via 140 B 1 electrically connected to components (e.g., conductive balls 190 and conductive terminals 194 shown in FIG. 11 ) at the first surface S 1 and the second surface S 2 of the insulating encapsulation 120 ′, and the conductive layer 140 B 2 re-layout the pads 102 of the die 100 are simultaneously formed by the plating process.
- the fabrication process of the conductive through vias distributed in the insulating encapsulation 120 ′ is integrated into the fabrication process of the bottommost redistribution conductive layer 140 of the redistribution circuit structure.
- parts of the first conductive patterns 140 A may be electrically connected to the second conductive patterns 140 B.
- an inter-dielectric layer 150 is formed to cover the redistribution conductive layer 140 and the insulating encapsulation 120 ′.
- the inter-dielectric layer 150 includes dielectric material having a plurality of protrusions 150 P extending into the through holes 124 .
- the protrusions 150 P of the inter-dielectric layer 150 are in contact with the second conductive patterns 140 B of the redistribution conductive layer 140 , so that the second conductive patterns 140 B are sandwiched between the protrusions 150 P and the insulating encapsulation 120 ′ and sandwiched between the protrusions 150 P and the dielectric layer DI, as shown in FIG. 7 .
- the second conductive patterns 140 B is engaged with the protrusions 150 P of the inter-dielectric layer 150 .
- the inter-dielectric layer 150 may include a plurality of contact openings 152 and 154 for exposing the first conductive patterns 140 A and the second conductive patterns 140 B.
- the redistribution circuit structure RDL includes a plurality of inter-dielectric layers ( 150 and 170 ) and a plurality of redistribution conductive layers ( 140 , 160 and 180 ) stacked alternately.
- the topmost redistribution conductive layer 180 of the redistribution circuit structure RDL may include a plurality of under-ball metallurgy (UBM) patterns 182 for electrically connecting with conductive balls, and/or include at least one connection pad 184 for electrically connecting with at least one passive electronic component.
- UBM under-ball metallurgy
- a plurality of conductive balls 190 are placed on the under-ball metallurgy patterns 182 , and a plurality of passive components 192 are mounted on the connection pads 184 .
- the conductive balls 190 may be placed on the under-ball metallurgy patterns 182 by ball placement process, and the passive components 192 may be mounted on the connection pads 184 through reflow process. It is noted that passive components 192 and the connection pad 184 for electrically connecting with at least one passive component 192 are not necessary in some embodiments.
- the dielectric layer DI is de-bonded from the de-bonding layer DB such the dielectric layer DI is separated or delaminated from the de-bonding layer DB and the carrier C.
- the de-bonding layer DB e.g., the LTHC release layer
- the de-bonding layer DB may be irradiated by an UV laser such that the dielectric layer DI is peeled from the carrier C.
- the dielectric layer DI is then patterned such that a plurality of second contact openings O are formed to expose portions of the bottom surfaces of the second conductive patterns 140 B.
- the number of the second contact openings O formed in the dielectric layer DI is corresponding to the number of the second conductive patterns 140 B in some embodiments.
- a plurality of barrier layers 193 are formed on the bottom surfaces of the seed layer 130 B that are exposed by the second contact openings O.
- the barrier layer 193 does not extend out the second contact opening O and does not cover a bottom surface of the dielectric layer DI.
- the barrier layer 193 is provided to prevent atom such as copper of the second conductive patterns 140 B from diffusing into conductive terminals 194 (shown in FIG. 11 ), so that the formation of an intermetallic compound (IMC) of the second conductive patterns 140 B and the conductive terminals 194 (shown in FIG. 11 ) may be avoided or reduced.
- IMC intermetallic compound
- the barrier layers 193 are formed by an electroless plating method.
- reaction solution (not shown) is configured to react with the second conductive patterns 140 B, so that the barrier layers 193 are plated over the bottoms of the second conductive patterns 140 B.
- the reaction may be an electroless plating reaction and is selective, so that the barrier layers 193 are plated on the bottoms of the second conductive patterns 140 B, and not over the dielectric layer DI.
- the metal ions in reaction solution are deposited over the bottoms of the second conductive patterns 140 B to form barrier layers 193 . That is, after the electroless plating reaction is performed, the consumption of the material at the bottoms of the second conductive patterns 140 B may be avoided or reduced.
- a material of the barrier layer 193 includes a metal, such as Ni, Au, Pd, Co, or a combination thereof. It should be noted that the material of the barrier layers 193 is different from a material of the redistribution conductive layer 140 (i.e., the second conductive patterns 140 B) and a material of the conductive terminals 194 shown in FIG. 11 . In some exemplary embodiment in which the redistribution conductive layer 140 may include Cu, and the conductive terminals 194 may include Sn or Sn—Ag alloy, the barrier layers 193 may include electroless Ni.
- IMC intermetallic compound
- Sn or Sn—Ag alloy
- a minimum thickness of the barrier layers 193 is at least greater than 0.5 ⁇ m, otherwise the IMC crack issue between the redistribution conductive layer 140 and the conductive terminals 194 may occur. That is, the barrier layers 193 formed between the redistribution conductive layer 140 and the conductive terminals 194 is able to prevent the IMC crack issue. In some alternative embodiments, a thickness of the barrier layers 193 is in a range of greater than 0.5 ⁇ m to 5 ⁇ m.
- the barrier layers 193 are formed by the electroless plating, the barrier layers 193 are formed over bottoms of the second contact openings O in a self-alignment manner. That is, the barrier layers 193 are merely disposed at bottoms of the second contact openings O, while not extending out of the second contact openings O, as shown in FIG. 10 .
- the second conductive patterns 140 B of the redistribution conductive layer 140 are sandwiched between the protrusions 150 P of the inter-dielectric layer 150 and the barrier layers 193 .
- a plurality of conductive terminals 194 are placed on barrier layers 193 exposed by the contact openings O. Further, the conductive terminals 194 (e.g., conductive balls) are, for example, reflowed to bond with the barrier layers 193 . In other words, the barrier layer 193 are electrically connected to the conductive terminals 194 and the second conductive patterns 140 B. As shown in FIG. 11 , after the conductive balls 190 and the conductive terminals 194 are formed, an integrated fan-out package of the die 100 having dual-side terminals is accomplished.
- the barrier layer 193 is disposed or sandwiched between the second conductive pattern 140 B (or the conductive through via 140 B 1 ) and the conductive terminal 194 . Also, the barrier layer 193 is disposed or sandwiched between the second seed pattern 130 B and the conductive terminal 194 . In some alternative embodiments, the barrier layer 193 is in contact with the second seed pattern 130 B.
- the barrier layer 193 is not formed in the through holes 124 and the first contact opening 122 .
- the first seed layer 130 A at the sidewall of the first contact opening 122 and at the top of the insulating encapsulation 120 ′ is sandwiched between and in contact with the insulating encapsulation 120 ′ and the first conductive pattern 140 A.
- the first seed pattern 130 A at the bottom of the first contact opening 122 is sandwiched between and in contact with the pad 102 and the first conductive pattern 140 A.
- the bottom surface of the first seed pattern 130 A at the bottom of the first contact opening 122 is coplanar with the top surface of the pad 102 .
- the second seed pattern 130 B at the sidewall of the through holes 124 and at the top of the insulating encapsulation 120 ′ is sandwiched between and in contact with the insulating encapsulation 120 ′ and the second conductive pattern 140 B.
- the width W 1 of the second seed patterns 130 B at the bottom of the through holes 124 is larger than the width W 2 of the barrier layer 193 . That is, the second seed pattern 130 B at the bottom of the through holes 124 is sandwiched between and in contact with the barrier layer 193 and the second conductive pattern 140 B, and is sandwiched between and in contact with the dielectric layer DI and the second conductive pattern 140 B.
- the bottom surface of the second seed patterns 130 B at the bottom of the through holes 124 is coplanar with the top surfaces of the barrier layer 193 and the dielectric layer DI.
- the package 200 is, for example, a memory device.
- the package 200 is stacked over and is electrically connected to the integrated fan-out package illustrated in FIG. 10 through the conductive balls 194 such that a package-on-package (POP) structure is fabricated.
- POP package-on-package
- the fabrication process of the conductive through vias in the insulating encapsulation is integrated into the fabrication process of the bottommost redistribution conductive layer of the redistribution circuit structure, the fabrication costs of the integrated fan-out packages may be reduced and the fabrication process of the integrated fan-out packages is simple. Furthermore, the barrier layer between the conductive terminal and the conductive through via is able to reduce the intermetallic compound including the material of the conductive terminal and the conductive through via, so as to lower the crack risk after the reflow process.
- an integrated fan-out package including a die, an insulating encapsulation, a redistribution circuit structure, a plurality of conductive terminals, and a plurality of barrier layers.
- the die is encapsulated by the insulating encapsulation.
- the redistribution circuit structure includes a first redistribution conductive layer on the insulating encapsulation, a first inter-dielectric layer covering the first redistribution conductive layer, and a second redistribution conductive layer on the first inter-dielectric layer.
- the first redistribution conductive layer includes a plurality of conductive through vias extending from a first surface of the insulating encapsulation to a second surface of the insulating encapsulation.
- the first inter-dielectric layer includes a plurality of contact openings, portions of the second redistribution conductive layer filled in the contact openings are in contact with the first redistribution conductive layer and offset from the conductive through vias.
- the conductive terminals are disposed over the second surface of the insulating encapsulation.
- the barrier layers respectively are disposed between the conductive through vias and the conductive terminals, wherein a material of the barrier layers is different from a material of the conductive through vias and a material of the conductive terminals.
- a method of fabricating an integrated fan-out package includes mounting a die over a dielectric layer; forming an insulating encapsulation to encapsulate the die, wherein the insulating encapsulation comprises a plurality of through holes extending from a first surface of the insulating encapsulation to a second surface of the insulating encapsulation; forming a redistribution circuit structure over the insulating encapsulation, the redistribution circuit structure comprising a first redistribution conductive layer on the insulating encapsulation, a first inter-dielectric layer covering the first redistribution conductive layer, and a second redistribution conductive layer on the first inter-dielectric layer, wherein the first inter-dielectric layer comprises a plurality of contact openings that are offset from the through holes, the first redistribution conductive layer is filled in the through holes, and the second redistribution conductive layer is filled in the contact openings to
- an integrated fan-out package including a die, an insulating encapsulation, a redistribution circuit structure, a conductive terminal, and a barrier layer.
- the insulating encapsulation encapsulates the die.
- the redistribution circuit structure includes a redistribution conductive layer.
- the redistribution conductive layer is disposed in the insulating encapsulation and extends from a first surface of the insulating encapsulation to a second surface of the insulating encapsulation.
- the conductive terminal is disposed over the second surface of the insulating encapsulation, wherein no conductive terminal is disposed in a region at a same level of the conductive terminal directly under the die.
- the barrier layer is sandwiched between the redistribution conductive layer and the conductive terminal, wherein a material of the barrier layer is different from a material of the redistribution conductive layer and a material of the conductive terminal.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/416,278 US10930586B2 (en) | 2017-09-26 | 2019-05-20 | Integrated fan-out package and method of fabricating the same |
US17/180,877 US20210175168A1 (en) | 2017-09-26 | 2021-02-22 | Package structure and method of fabricating the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/716,476 US10297544B2 (en) | 2017-09-26 | 2017-09-26 | Integrated fan-out package and method of fabricating the same |
US16/416,278 US10930586B2 (en) | 2017-09-26 | 2019-05-20 | Integrated fan-out package and method of fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/716,476 Continuation US10297544B2 (en) | 2017-09-26 | 2017-09-26 | Integrated fan-out package and method of fabricating the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/180,877 Continuation US20210175168A1 (en) | 2017-09-26 | 2021-02-22 | Package structure and method of fabricating the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190279929A1 US20190279929A1 (en) | 2019-09-12 |
US10930586B2 true US10930586B2 (en) | 2021-02-23 |
Family
ID=65808951
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/716,476 Active US10297544B2 (en) | 2017-09-26 | 2017-09-26 | Integrated fan-out package and method of fabricating the same |
US16/416,278 Active US10930586B2 (en) | 2017-09-26 | 2019-05-20 | Integrated fan-out package and method of fabricating the same |
US17/180,877 Pending US20210175168A1 (en) | 2017-09-26 | 2021-02-22 | Package structure and method of fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/716,476 Active US10297544B2 (en) | 2017-09-26 | 2017-09-26 | Integrated fan-out package and method of fabricating the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/180,877 Pending US20210175168A1 (en) | 2017-09-26 | 2021-02-22 | Package structure and method of fabricating the same |
Country Status (3)
Country | Link |
---|---|
US (3) | US10297544B2 (en) |
CN (1) | CN109560061B (en) |
TW (1) | TWI700794B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11183462B2 (en) * | 2019-12-16 | 2021-11-23 | Samsung Electro-Mechanics Co., Ltd. | Substrate having electronic component embedded therein |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9379041B2 (en) * | 2013-12-11 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan out package structure |
US11202370B2 (en) * | 2017-10-23 | 2021-12-14 | Boe Technology Group Co., Ltd. | Integrated circuit chip, display apparatus, and method of fabricating integrated circuit chip |
JP2019161003A (en) * | 2018-03-13 | 2019-09-19 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US10658287B2 (en) * | 2018-05-30 | 2020-05-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device having a tapered protruding pillar portion |
US20200006274A1 (en) * | 2018-06-29 | 2020-01-02 | Powertech Technology Inc. | Semiconductor package and manufacturing method thereof |
KR102551034B1 (en) * | 2018-09-07 | 2023-07-05 | 삼성전자주식회사 | Semiconductor package and method of fabricating the same |
US11018067B2 (en) * | 2019-05-22 | 2021-05-25 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device and method of manufacturing a semiconductor device |
KR20210099244A (en) * | 2020-02-03 | 2021-08-12 | 삼성전자주식회사 | Semiconductor device and a method for manufacturing the same |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8692363B2 (en) * | 2010-11-16 | 2014-04-08 | Shinko Electric Industries Co., Ltd. | Electric part package and manufacturing method thereof |
TW201423939A (en) | 2012-12-10 | 2014-06-16 | Powertech Technology Inc | Ultra-thin wafer level fan-out package |
US8848380B2 (en) * | 2011-06-30 | 2014-09-30 | Intel Corporation | Bumpless build-up layer package warpage reduction |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US9064874B2 (en) | 2012-05-18 | 2015-06-23 | International Business Machines Corporation | Interconnect with titanium—oxide diffusion barrier |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9281254B2 (en) | 2014-02-13 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming integrated circuit package |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US9372206B2 (en) | 2011-02-11 | 2016-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US9496189B2 (en) | 2014-06-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked semiconductor devices and methods of forming same |
US9570400B2 (en) * | 2014-05-02 | 2017-02-14 | Samsung Electronics Co., Ltd. | Semiconductor package |
US10186486B2 (en) * | 2016-07-27 | 2019-01-22 | Ibiden Co., Ltd. | Wiring board |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7215018B2 (en) * | 2004-04-13 | 2007-05-08 | Vertical Circuits, Inc. | Stacked die BGA or LGA component assembly |
JP3918842B2 (en) * | 2004-09-03 | 2007-05-23 | ヤマハ株式会社 | Semiconductor device and wire bonding chip size package including the same |
KR100827661B1 (en) * | 2006-10-31 | 2008-05-07 | 삼성전자주식회사 | Phase change memory devices having dual lower electrodes and methods fabricating the same |
US7741148B1 (en) * | 2008-12-10 | 2010-06-22 | Stats Chippac, Ltd. | Semiconductor device and method of forming an interconnect structure for 3-D devices using encapsulant for structural support |
US8617987B2 (en) * | 2010-12-30 | 2013-12-31 | Stmicroelectronics Pte Ltd. | Through hole via filling using electroless plating |
KR101905893B1 (en) * | 2012-06-13 | 2018-10-08 | 에스케이하이닉스 주식회사 | Embedded package including multilayered dielectric and method for manufacturing the same |
US8994155B2 (en) * | 2012-07-26 | 2015-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging devices, methods of manufacture thereof, and packaging methods |
TWM491947U (en) * | 2014-07-04 | 2014-12-11 | Jingyue Microwave Integrated Circuit Mfg Co Ltd | Thermistor embedded crystal oscillator substrate and thermistor embedded crystal oscillator package structure |
DE102015100771B4 (en) * | 2015-01-20 | 2022-05-05 | Infineon Technologies Ag | Chip carrier laminate with high-frequency dielectric and thermomechanical damper |
CN105261611B (en) * | 2015-10-15 | 2018-06-26 | 矽力杰半导体技术(杭州)有限公司 | The laminated packaging structure and lamination encapsulating method of chip |
CN105489578B (en) * | 2015-12-24 | 2019-03-05 | 合肥矽迈微电子科技有限公司 | Stacked Die Packaging structure |
TWI623049B (en) * | 2016-11-04 | 2018-05-01 | 英屬開曼群島商鳳凰先驅股份有限公司 | Package substrate and its fabrication method |
-
2017
- 2017-09-26 US US15/716,476 patent/US10297544B2/en active Active
- 2017-12-06 CN CN201711278102.XA patent/CN109560061B/en active Active
- 2017-12-06 TW TW106142778A patent/TWI700794B/en active
-
2019
- 2019-05-20 US US16/416,278 patent/US10930586B2/en active Active
-
2021
- 2021-02-22 US US17/180,877 patent/US20210175168A1/en active Pending
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US8692363B2 (en) * | 2010-11-16 | 2014-04-08 | Shinko Electric Industries Co., Ltd. | Electric part package and manufacturing method thereof |
US9372206B2 (en) | 2011-02-11 | 2016-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US8848380B2 (en) * | 2011-06-30 | 2014-09-30 | Intel Corporation | Bumpless build-up layer package warpage reduction |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US9064874B2 (en) | 2012-05-18 | 2015-06-23 | International Business Machines Corporation | Interconnect with titanium—oxide diffusion barrier |
TW201423939A (en) | 2012-12-10 | 2014-06-16 | Powertech Technology Inc | Ultra-thin wafer level fan-out package |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
US9281254B2 (en) | 2014-02-13 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming integrated circuit package |
US9570400B2 (en) * | 2014-05-02 | 2017-02-14 | Samsung Electronics Co., Ltd. | Semiconductor package |
US9496189B2 (en) | 2014-06-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked semiconductor devices and methods of forming same |
US10186486B2 (en) * | 2016-07-27 | 2019-01-22 | Ibiden Co., Ltd. | Wiring board |
Non-Patent Citations (1)
Title |
---|
"Office Action of Taiwan Counterpart Application", dated Feb. 7, 2020, p. 1-p. 5. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11183462B2 (en) * | 2019-12-16 | 2021-11-23 | Samsung Electro-Mechanics Co., Ltd. | Substrate having electronic component embedded therein |
Also Published As
Publication number | Publication date |
---|---|
US20190279929A1 (en) | 2019-09-12 |
CN109560061A (en) | 2019-04-02 |
US20190096802A1 (en) | 2019-03-28 |
US20210175168A1 (en) | 2021-06-10 |
TWI700794B (en) | 2020-08-01 |
US10297544B2 (en) | 2019-05-21 |
TW201916286A (en) | 2019-04-16 |
CN109560061B (en) | 2022-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11133265B2 (en) | Integrated fan-out package and method of fabricating the same | |
US10930586B2 (en) | Integrated fan-out package and method of fabricating the same | |
US11955459B2 (en) | Package structure | |
US12068212B2 (en) | Package structure with through via extending through redistribution layer and method of manufacturing the same | |
US11948904B2 (en) | Die and package structure | |
US11158576B2 (en) | Package structure having redistribution layer structures | |
US11996381B2 (en) | Package structure and method of fabricating the same | |
US10510732B2 (en) | PoP device and method of forming the same | |
US11908787B2 (en) | Package structure and method of manufacturing the same | |
US10510646B2 (en) | Packae structure, RDL structure and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |