US10885842B2 - Display device and a method of driving the same - Google Patents

Display device and a method of driving the same Download PDF

Info

Publication number
US10885842B2
US10885842B2 US16/513,627 US201916513627A US10885842B2 US 10885842 B2 US10885842 B2 US 10885842B2 US 201916513627 A US201916513627 A US 201916513627A US 10885842 B2 US10885842 B2 US 10885842B2
Authority
US
United States
Prior art keywords
signal
voltage
mode
scan
horizontal period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/513,627
Other languages
English (en)
Other versions
US20200027389A1 (en
Inventor
Chul Kyu Kang
Sang Moo Choi
Dongsun Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Display Co Ltd filed Critical Samsung Display Co Ltd
Assigned to SAMSUNG DISPLAY CO., LTD. reassignment SAMSUNG DISPLAY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOI, SANG MOO, KANG, CHUL KYU, LEE, DONGSUN
Publication of US20200027389A1 publication Critical patent/US20200027389A1/en
Application granted granted Critical
Publication of US10885842B2 publication Critical patent/US10885842B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G09G3/3241—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror
    • G09G3/325—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element the current through the light-emitting element being set using a data current provided by the data driver, e.g. by using a two-transistor current mirror the data current flowing through the driving transistor during a setting phase, e.g. by using a switch for connecting the driving transistor to the data driver
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2230/00—Details of flat display driving waveforms
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0245—Clearing or presetting the whole screen independently of waveforms, e.g. on power-on
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/10—Special adaptations of display systems for operation with variable images
    • G09G2320/103—Detection of image changes, e.g. determination of an index representative of the image change
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/028—Generation of voltages supplied to electrode drivers in a matrix display other than LCD
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element

Definitions

  • Exemplary embodiments of invention relate generally to a display device and a method of driving the display device and, more specifically, to a display device for improving a display quality and a method of driving the display device.
  • the flat panel display devices include a liquid crystal display (LCD) device, a field emission display (FED) device, a plasma display panel PDP, and an organic light-emitting display (OLED) device.
  • LCD liquid crystal display
  • FED field emission display
  • PDP plasma display panel
  • OLED organic light-emitting display
  • the OLED device has advantages such as a rapid response speed and low power consumption because the OLED device uses an organic light-emitting diode that emits a light based on recombination of electrons and holes.
  • the OLED device includes a plurality of pixels and each pixel includes a pixel circuit which includes an organic light-emitting diode and a plurality of transistors driving the organic light-emitting diode.
  • Devices constructed according to exemplary implementations of the invention provide a display device with an improved display quality. Also, methods according to exemplary implementations of the invention provide an improved method of driving the display device.
  • a display device includes: a display panel including: a scan line, a data line, and an emission control line; a pixel including: a plurality of transistors connected to the scan line, the data line and the emission control line; and an organic light-emitting diode driven by the plurality of transistors, and a scan driver configured to: in response to an image mode being a moving image mode, generate a first mode scan signal having a turning-on voltage of a transistor for a plurality of horizontal periods; and in response to the image mode being a static image mode, generate a second mode scan signal having the turning-on voltage for a single horizontal period.
  • the display device may further include: a timing controller configured to provide: a first mode start pulse signal having the turning-on voltage for a plurality of horizontal periods with the scan driver in the moving image mode; and a second mode start pulse signal having the turning-on voltage for a single horizontal period with the scan driver in the static image mode.
  • a timing controller configured to provide: a first mode start pulse signal having the turning-on voltage for a plurality of horizontal periods with the scan driver in the moving image mode; and a second mode start pulse signal having the turning-on voltage for a single horizontal period with the scan driver in the static image mode.
  • the scan driver may be configured to output a first scan signal to a scan line of the display panel in response to a start pulse signal, wherein the first scan signal may have a same phase as the start pulse signal and may be delayed by a horizontal period from the start pulse signal.
  • the first mode scan signal may have the turning-on voltage for a current horizontal period and at least one previous horizontal period, and the at least one previous horizontal period may be prior to the current horizontal period by a k horizontal period, wherein ‘k’ is an even number which is equal to or more than 2.
  • the first mode scan signal may have the turning-on voltage for q number of horizontal periods, wherein ‘q’ is a number which is equal to or more than 2.
  • the pixel may include a switching transistor configured to apply a data voltage to a capacitor in response to a scan signal, a driving transistor configured to transfer a driving current toward the organic light-emitting diode based on a voltage charged in the capacitor, and a light-emitting transistor configured to apply the driving current to the organic light-emitting diode in response to an emission control signal.
  • the pixel may further include an initializing transistor configured to apply an initialization voltage to the capacitor in response to a pixel initialization signal.
  • the pixel initialization signal may be an (j ⁇ 1)-th scan signal.
  • the display device may further include an emission driver is configured to output the emission control signal to the emission control line.
  • the transistor may be a P-type transistor.
  • a method of driving a display device which includes a pixel including a plurality of transistors connected to a scan line, a data line and an emission control line and an organic light-emitting diode driven by the plurality of transistors in response to a display mode, the method including: generating, in response to the display mode being a moving image mode, a first mode scan signal having a turning-on voltage of a transistor for a plurality of horizontal periods; and generating, in response to the display mode being a static image mode, a second mode scan signal having the turning-on voltage for a single horizontal period.
  • the method may further include generating, in response to the display mode being the moving image mode, a first mode start pulse signal having the turning-on voltage for a plurality of horizontal periods; and generating, in response to the display mode being the static image mode, a second mode start pulse signal having the turning-on voltage for a single horizontal period.
  • the method may further include: transmitting a first scan signal to a scan line of the display device in response to a start pulse signal, wherein the first scan signal has a same phase as the start pulse signal and is delayed by a horizontal period from the start pulse signal.
  • the first mode scan signal may have the turning-on voltage for a current horizontal period and at least one horizontal period prior to the current horizontal period by a k horizontal period, and wherein ‘k’ is an even number which is equal to or more than 2.
  • the first mode scan signal may have the turning-on voltage for q number of horizontal periods, wherein ‘q’ is a number which is equal to or more than 2.
  • the pixel may include a switching transistor configured to apply a data voltage to a capacitor in response to a scan signal, a driving transistor configured to transfer a driving current toward the organic light-emitting diode based on a voltage charged in the capacitor; and a light-emitting transistor configured to apply the driving current to the organic light-emitting diode in response to an emission control signal.
  • the pixel may further include an initializing transistor configured to apply an initialization voltage to the capacitor in response to a pixel initialization signal.
  • the pixel initialization signal is an (j ⁇ 1)-th scan signal.
  • the method may further include outputting output the emission control signal to the emission control line.
  • the transistor may be a P-type transistor.
  • the scan signal has the turning-on voltage for the current horizontal period and at least one previous horizontal period is used in the moving image mode, and thus, the step efficiency S/E of the moving image may be improved.
  • the general scan signal is used in the static image mode, and thus, the text ghost phenomenon of the static image may be eliminated.
  • FIG. 1 is a block diagram illustrating a display device constructed according to one exemplary embodiment.
  • FIG. 2 is a circuit diagram illustrating an unit pixel circuit constructed according to one exemplary embodiment.
  • FIG. 3 is a block diagram illustrating a scan driver constructed according to one exemplary embodiment.
  • FIG. 4 is a circuit diagram illustrating a circuit stage of the scan driver constructed according to one exemplary embodiment.
  • FIG. 5 is a flowchart diagram illustrating a method of driving a display device constructed according to one exemplary embodiment.
  • FIG. 6 is a waveform diagram illustrating a method of displaying a moving image according to one exemplary embodiment.
  • FIG. 7 is a waveform diagram illustrating a method of displaying a moving image according to one exemplary embodiment.
  • FIGS. 8A and 8B are conceptual diagrams illustrating display images according to one exemplary embodiment.
  • the illustrated exemplary embodiments are to be understood as providing exemplary features of varying detail of some ways in which the inventive concepts may be implemented in practice. Therefore, unless otherwise specified, the features, components, modules, layers, films, panels, regions, and/or aspects, etc. (hereinafter individually or collectively referred to as “elements”), of the various embodiments may be otherwise combined, separated, interchanged, and/or rearranged without departing from the inventive concepts.
  • an element such as a layer
  • it may be directly on, connected to, or coupled to the other element or layer or intervening elements or layers may be present.
  • an element or layer is referred to as being “directly on,” “directly connected to,” or “directly coupled to” another element or layer, there are no intervening elements or layers present.
  • the term “connected” may refer to physical, electrical, and/or fluid connection, with or without intervening elements.
  • a column direction CD and a row direction RD are not limited to axes of a rectangular coordinate system, such as the x, y, and z-axes, and may be interpreted in a broader sense.
  • the column direction CD and the row direction RD may be perpendicular to one another, or may represent different directions that are not perpendicular to one another.
  • “at least one of X, Y, and Z” and “at least one selected from the group consisting of X, Y, and Z” may be construed as X only, Y only, Z only, or any combination of two or more of X, Y, and Z, such as, for instance, XYZ, XYY, YZ, and ZZ.
  • the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • Spatially relative terms such as “beneath,” “below,” “under,” “lower,” “above,” “upper,” “over,” “higher,” “side” (e.g., as in “sidewall”), and the like, may be used herein for descriptive purposes, and, thereby, to describe one elements relationship to another element(s) as illustrated in the drawings.
  • Spatially relative terms are intended to encompass different orientations of an apparatus in use, operation, and/or manufacture in addition to the orientation depicted in the drawings. For example, if the apparatus in the drawings is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features.
  • the exemplary term “below” can encompass both an orientation of above and below.
  • the apparatus may be otherwise oriented (e.g., rotated 90 degrees or at other orientations), and, as such, the spatially relative descriptors used herein interpreted accordingly.
  • each block, unit, and/or module may be implemented by dedicated hardware, or as a combination of dedicated hardware to perform some functions and a processor (e.g., one or more programmed microprocessors and associated circuitry) to perform other functions.
  • a processor e.g., one or more programmed microprocessors and associated circuitry
  • each block, unit, and/or module of some exemplary embodiments may be physically separated into two or more interacting and discrete blocks, units, and/or modules without departing from the scope of the inventive concepts.
  • the blocks, units, and/or modules of some exemplary embodiments may be physically combined into more complex blocks, units, and/or modules without departing from the scope of the inventive concepts.
  • FIG. 1 is a block diagram illustrating a display device constructed according to one exemplary embodiment.
  • the display device 100 may include a display panel 110 , a timing controller 120 , a data driver 130 , a scan driver 140 , and an emission driver 150 .
  • the display panel 110 may include a plurality of pixels P, a plurality of scan lines SL 1 , . . . , SLj, . . . , SLN, a plurality of data lines DL 1 , . . . , DLi, . . . , DM and a plurality of emission control lines EL 1 , . . . , ELj, . . . , ELN (‘i’, ‘j’, ‘M’ and ‘N’ are natural numbers, wherein i is equal to or smaller than M and j is equal to or smaller than N).
  • the pixels P may be arranged as a matrix type which includes a plurality of pixel rows and a plurality of pixel columns.
  • the pixel row corresponds to a horizontal line and the pixel column corresponds to a vertical line.
  • Each pixel P includes a pixel circuit, and the pixel circuit includes a plurality of transistor connected to a scan line, a data line and an emission control line and an organic light emitting diode driven by the plurality of transistors.
  • the data lines DL 1 , . . . , DLi, . . . , DLM may extend in a column direction CD and be arranged in a row direction RD.
  • the data lines DL 1 , . . . , DLi, . . . , DLM are connected to the data driver 130 and transfer data voltages to the pixels P.
  • the scan lines SL 1 , . . . , SLj, . . . , SLN may extend in the row direction RD, and be arranged in the column direction CD.
  • the scan lines SL 1 , . . . , SLj, . . . , SLN are connected to the scan driver 140 and transfer scan signals the pixels P.
  • the emission control lines EL 1 , . . . , ELj, . . . , ELN may extend in the row direction RD, and be arranged in the column direction CD.
  • the emission control lines EL 1 , . . . , ELj, . . . , ELN are connected to the emission driver 150 and transfer emission control signals to the pixels P.
  • the pixels P may receive a first power source voltage ELVDD and a second power source voltage ELVSS.
  • Each of the pixels P may receive a data voltage in response to the scan signal, and emit a light corresponding to the data voltage using the first and second power source voltages ELVDD and ELVSS.
  • the timing controller 120 may receive an image signal DATA and a control signal CONT from an external device.
  • the image signal DATA may include red, green and blue data.
  • the control signal CONT may include a horizontal synchronization signal, a horizontal synchronization signal, a main clock signal, etc.
  • the control signal CONT may include an image information signal is a signal which notices whether the image signal is a moving image signal or a static image signal.
  • the image signal may be the moving image signal and when the image information signal is a second signal, the image signal may be the static image signal.
  • the timing controller 120 may convert the image signal DATA to image data corresponding to a pixel structure and a resolution of the display panel 110 and provides the image data to the data driver 130 .
  • the timing controller 120 may generate a first control signal CONT 1 for driving the data driver 130 , a second control signal CONT 2 for driving the scan driver 140 and a third control signal CONT 3 for driving the emission driver 150 based on the control signal CONT.
  • the timing controller 120 may generate the second control signal CONT 2 controlling the scan driver 140 based on the image information signal.
  • the second control signal CONT 2 may control a start timing period in which an operation of the scan driver 140 begins.
  • the timing controller 120 when the image information signal is a high signal corresponding to the moving image, the timing controller 120 is configured to generate a first start pulse signal having a turning-on voltage of a transistor for a plurality of horizontal periods in a frame period. However, when the image information signal is a low signal corresponding to the static image, the timing controller 120 is configured to generate a second start pulse signal having the turning-on voltage for a single horizontal period in the frame period.
  • the timing controller 120 may be selectively provide the scan driver 140 with the first start pulse signal for a moving image mode and the second start pulse signal for a static image mode based on the image information signal.
  • the data driver 130 is configured to convert the image signal DATA to a data voltage in response to the first control signal CONT 1 and to output the data voltage to the data lines DL 1 , . . . , DLi, . . . , DLM.
  • the scan driver 140 may generate a plurality of scan signals S 1 , . . . , Sj, . . . , SN in response to the second control signal CONT 2 .
  • the scan driver 140 is configured to generate a scan signal of an MC q-clk mode for the current horizontal period in response to the first start pulse signal.
  • q refers to a natural number equal to or greater than 2.
  • the scan signal of the MC q-clk mode refers to a scan signal having turning-on voltages to turn on the corresponding transistor in the pixel P for q number of horizontal periods including the current horizontal period and at least one horizontal period prior to the current horizontal period by a k horizontal period (‘k’ is an even number which is equal to or more than 2).
  • the scan signal of an MC 3-clk mode for an j-th horizontal period may have the turning-on voltage for the j-th horizontal period, an (j ⁇ 2)-th horizontal period, and an (j ⁇ 4)-th horizontal period, in which case, k is 2 and 4.
  • the scan driver 140 in the static image mode, is configured to generate a general scan signal of an MC 1-clk mode in response to the second start pulse signal.
  • the general scan signal of the MC 1-clk mode refers to a scan signal having the turning-on voltage for the current horizontal period.
  • the scan signal of the MC 1-clk mode for the j-th horizontal period may have the turning-on voltage for the j-th horizontal period that is the current horizontal period.
  • characteristics of the transistor driving an organic light emitting diode differ between when the organic light emitting diode displays a white grayscale and a black grayscale.
  • OLED organic light emitting diode
  • a black grayscale changes to the white grayscale
  • a luminance ratio of displaying the white grayscale in a first frame among the plurality of frames to displaying full white grayscale after the plurality of frames is called a step efficiency (S/E).
  • S/E step efficiency
  • the S/E decreases by hysterical characteristics of the transistor.
  • the scan signal of the MC q-clk mode is applied to the transistor in the pixel.
  • the scan signal of the MC q-clk mode may have a turning-on voltage turning on a transistor for q horizontal periods which includes a current horizontal period and at least one previous horizontal period.
  • a previous data voltage is pre-charged before a self data voltage is charged and thus, the step efficiency S/E may improve.
  • the step efficiency S/E may be increased.
  • the scan signal of the MC 3-clk mode is used in the moving image mode and the scan signal of the MC 1-clk mode is used in the static image mode.
  • the step efficiency S/E is important, the number of the horizontal period in which the scan signal has the turning-on voltage is increased to improve the display quality.
  • the step efficiency S/E is not important, the number of horizontal periods in which the scan signal has the turning on voltage is decreased to reduce a power consumption.
  • the emission driver 150 is configured to generate a plurality of light-emitting control signals in response to the third control signal CONT 3 .
  • the emission driver 150 is configured to simultaneously or sequentially output a plurality of light-emitting control signals E 1 , . . . , Ej, . . . , EN to the emission control lines EL 1 , . . . , ELj, . . . , ELN based on the third control signal CONT 3 .
  • the timing controller 120 , the data driver 130 , the scan driver 140 , the emission driver 150 , and/or one or more components thereof may be implemented via one or more general purpose and/or special purpose components, such as one or more discrete circuits, digital signal processing chips, integrated circuits, application specific integrated circuits, microprocessors, processors, programmable arrays, field programmable arrays, instruction set processors, and/or the like.
  • the features, functions, processes, etc., described herein may be implemented via software, hardware (e.g., general processor, digital signal processing (DSP) chip, an application specific integrated circuit (ASIC), field programmable gate arrays (FPGAs), etc.), firmware, or a combination thereof.
  • DSP digital signal processing
  • ASIC application specific integrated circuit
  • FPGA field programmable gate arrays
  • the timing controller 120 , the data driver 130 , the scan driver 140 , the emission driver 150 , and/or one or more components thereof may include or otherwise be associated with one or more memories (not shown) including code (e.g., instructions) configured to cause the timing controller 120 , the data driver 130 , the scan driver 140 , the emission driver 150 , and/or one or more components thereof to perform one or more of the features, functions, processes, etc., described herein.
  • code e.g., instructions
  • the memories may be any medium that participates in providing code to the one or more software, hardware, and/or firmware components for execution. Such memories may be implemented in any suitable form, including, but not limited to, non-volatile media, volatile media, and transmission media.
  • Non-volatile media include, for example, optical or magnetic disks.
  • Volatile media include dynamic memory.
  • Transmission media include coaxial cables, copper wire and fiber optics. Transmission media can also take the form of acoustic, optical, or electromagnetic waves.
  • Computer-readable media include, for example, a floppy disk, a flexible disk, hard disk, magnetic tape, any other magnetic medium, a compact disk-read only memory (CD-ROM), a rewriteable compact disk (CD-RW), a digital video disk (DVD), a rewriteable DVD (DVD-RW), any other optical medium, punch cards, paper tape, optical mark sheets, any other physical medium with patterns of holes or other optically recognizable indicia, a random-access memory (RAM), a programmable read only memory (PROM), and erasable programmable read only memory (EPROM), a FLASH-EPROM, any other memory chip or cartridge, a carrier wave, or any other medium from which information may be read by, for example, a controller/processor.
  • CD-ROM compact disk-read only memory
  • CD-RW compact disk-RW
  • DVD digital video disk
  • DVD-RW rewriteable DVD
  • EPROM erasable programmable read only memory
  • FLASH-EPROM
  • FIG. 2 is a circuit diagram illustrating an unit pixel circuit constructed according to one exemplary embodiment.
  • the pixel circuit PC of the pixel P may include an organic light-emitting diode (OLED), a driving transistor T 1 , a capacitor CST, a switching transistor T 2 , a light-emitting transistor T 3 , and an initializing transistor T 4 .
  • OLED organic light-emitting diode
  • the transistor is a P-type transistor which is turned on in response to a low voltage (tuning-on voltage) applied to a gate electrode of the transistor and is turned off in response to a high voltage applied to the gate electrode of the transistor.
  • the transistor may be an N-type transistor which is turned on in response to a high voltage (tuning-on voltage) applied to a gate electrode of the transistor and is turned off in response to a low voltage applied to the gate electrode of the transistor.
  • the driving transistor T 1 includes a gate electrode connected to the switching transistor T 2 , a first electrode receiving the first power source voltage ELVDD, and a second electrode connected to the light-emitting transistor T 3 .
  • a driving current I corresponding to the data voltage charged in the capacitor CST flows.
  • the capacitor CST includes a first electrode receiving the first power source voltage ELVDD and a second electrode connected to the gate electrode of the driving transistor T 1 .
  • the switching transistor T 2 includes a gate electrode receiving a scan signal S, the first electrode receiving the data voltage Vdata and a second electrode connected to the gate electrode of the driving transistor T 1 .
  • the switching transistor T 2 is turned on, the data voltage Vdata is applied to the capacitor CST.
  • the light-emitting transistor T 3 includes a gate electrode receiving the emission control signal E, a first electrode connected to the second electrode of the driving transistor T 1 and a second electrode connected to the organic light-emitting diode OLED.
  • the driving current I through the driving transistor T 1 is applied to the organic light-emitting diode OLED. Then, the organic light-emitting diode OLED emits the light.
  • the organic light-emitting diode OLED includes a first electrode connected to the light-emitting transistor T 3 and a second electrode receiving the second power source voltage ELVSS.
  • the initializing transistor T 4 includes a gate electrode receiving the pixel initialization signal GI and a first electrode receiving the initializing voltage Vinit and a second electrode connected to the capacitor CST.
  • the initializing transistor T 4 When the initializing transistor T 4 is turned on, the initializing voltage Vinit is applied to the capacitor CST.
  • the pixel initialization signal GI may be a previous signal prior to the scan signal S. For example, when the scan signal S is an j-th scan signal corresponding to an j-th horizontal period of the frame period, the pixel initialization signal GI is an (j ⁇ 1)-th scan signal corresponding to an (j ⁇ 1)-th horizontal period of the frame period.
  • the pixel circuit is not limited to the pixel circuit in FIG. 2 , but may be implemented in a variety of circuits.
  • FIG. 3 is a block diagram illustrating a scan driver constructed according to one exemplary embodiment.
  • the scan driver 140 may include plurality of circuit stages CS 1 , . . . , CSj, . . . , CSN ⁇ 1 and CSN which is connected to dependent on each other and outputs a plurality of scan signals S 1 , S 2 , . . . , Sj, . . . , SN ⁇ 1 and SN.
  • the scan driver 140 may sequentially output a plurality of scan signals S 1 , S 2 , . . . , Sj, . . . , SN ⁇ 1 and SN.
  • the circuit stages CS 1 , . . . , CSj, . . . , CSN ⁇ 1 and CSN receive a carry signal, a first driving voltage VGL, a second driving voltage VGH, a first clock signal CLK 1 and a second clock signal CLK 2 .
  • the carry signal may be a start pulse signal provided from the timing controller 120 or a previous scan signal provided from a previous circuit stage.
  • a first circuit stage CS 1 receives a first start pulse signal SP 1 as the carry signal.
  • the first start pulse signal SP 1 has a turning-on voltage turning on a transistor for a plurality of horizontal periods of the frame period (the scan signal of the MC q-clk mode).
  • the first circuit stage CS 1 receives a second start pulse signal SP 2 .
  • the second start pulse signal SP 2 has a turning-on voltage for the current horizontal period of the frame period (the scan signal of the MC 1-clk mode).
  • the first circuit stage is driven in response to the start pulse signal SP 1 or SP 2 provided from the timing controller 120 and is configured to generate a first scan signal S 1 delayed by 1 horizontal period 1H from the start pulse signal SP 1 or SP 2 .
  • the second circuit stage CS 2 receives a first scan signal S 1 from the first circuit stage CS 1 that is a previous circuit stage as the carry signal, and is configured to generate a second scan signal S 2 delayed by 1 horizontal period 1H from the first scan signal S 1 in response to the first scan signal S 1 .
  • the first driving voltage VGL has a first level and the second driving voltage VGH has a second level higher than the first level.
  • the first driving voltage VGL may have a low voltage L and the second driving voltage VGH may have a high voltage H.
  • the first and second driving voltages VGL and VGH are applied to the circuit stages CS 1 . . . , CSj, . . . , CSN, commonly.
  • the first clock signal CLK 1 is an alternating current (AC) signal which swings between the first level and the second level different from the first level.
  • the first clock signal CLK 1 may be synchronized with an even numbered scan signal outputted from an even numbered circuit stage among the circuit stages CS CSj, . . . , CSN ⁇ 1 and CSN.
  • the second clock signal CLK 2 may be delayed by 1 horizontal period 1H from the first clock signal CLK 1 .
  • the second clock signal CLK 2 may be synchronized with an odd numbered scan signal outputted from an odd numbered circuit stage among the circuit stages CS 1 , . . . , CSj, . . . , CSN ⁇ 1 and CSN.
  • FIG. 4 is a circuit diagram illustrating a circuit stage SCj of the scan driver 140 constructed according to one exemplary embodiment.
  • the j-th circuit stage CSj includes an input terminal IN, a first clock terminal CT 1 , a second clock terminal CT 2 , a first driving voltage terminal VT 1 , a second driving voltage terminal VT 2 , and an output terminal OT.
  • the input terminal IN receives an (j ⁇ 1)-th scan signal Sj ⁇ 1 form a previous circuit stage CSj ⁇ 1 as the carry signal.
  • the first clock terminal CT 1 receives the first clock signal CLK 1 .
  • the second clock terminal CT 2 receives the second clock signal CLK 2 delayed from the first clock signal CLK 1 .
  • the second clock signal CLK 2 may be delayed by 1 horizontal period 1H from the first clock signal CLK 1 .
  • the first driving voltage terminal VT 1 receives the first driving voltage VGL.
  • the first driving voltage VGL may have the low voltage L.
  • the second driving voltage terminal VT 2 receives the second driving voltage VGH.
  • the second driving voltage VGH may have the high voltage H.
  • the output terminal OT outputs an output signal that is an j-th scan signal Sj.
  • the transistor in the circuit stage is a P-type transistor which is turned on in response to a low voltage (tuning-on voltage) applied to a gate electrode of the transistor and is turned off in response to a high voltage applied to the gate electrode of the transistor.
  • the transistor may be an N-type transistor which is turned on in response to a high voltage (tuning-on voltage) applied to a gate electrode of the transistor and is turned off in response to a low voltage applied to the gate electrode.
  • the input terminal IN receives the (j ⁇ 1)-th scan signal Sj ⁇ 1 as the carry signal
  • the first clock terminal CT 1 receives the first clock signal CLK 1
  • the second clock terminal CT 2 receives the second clock signal CLK 2
  • the output terminal OT outputs the j-th scan signal Sj.
  • the j-th circuit stage CSj may include a first input part 141 , a second input part 142 , a first output controlling part 143 , a first output part 144 , a second output controlling part 145 , a second output part 146 , and a holding part 147 .
  • the first input part 141 transfer a signal of a first node (PQ node) PQ to a second node (QB node) QB in response to a first clock signal CLK 1 received from first clock terminal CT 1 .
  • the first input part 141 includes a fourth transistor T 4 .
  • the fourth transistor T 4 includes a gate electrode connected to a first clock terminal CT 1 , a first electrode connected to the PQ node PQ and a second electrode connected to the first output part 144 .
  • the second input part 142 transfers an (j ⁇ 1)-th scan signal Sj ⁇ 1 received from the input terminal IN to the PQ node PQ in response to the second clock signal CLK 2 received from the second clock terminal CT 2 .
  • the second input part 142 includes a third transistor T 3 - 1 and T 3 - 2 .
  • the third transistor T 3 - 1 and T 3 - 2 includes a gate electrode connected to the second clock terminal CT 2 , a first electrode connected to the input terminal IN and a second electrode connected to the PQ node PQ.
  • the first output controlling part 143 transfers the second clock signal CLK 2 received from the second clock terminal CT 2 to the QB node QB in response to a signal of the PQ node PQ.
  • the first output controlling part 143 includes a sixth transistor T 6 .
  • the sixth transistor T 6 includes a gate electrode connected to the PQ node PQ, a first electrode connected to the second clock terminal CT 2 and a second electrode connected to the QB node QB.
  • the first output part 144 transfers the third clock signal GCK received from the third clock terminal CT 3 to the output terminal OT in response to a signal of the QB node QB.
  • the first output part 144 includes a first transistor T 1 , a first capacitor CQB and a fifth transistor T 5 .
  • the first transistor T 1 includes a gate electrode connected to the QB node QB, a first electrode connected to the second driving voltage terminal VT 2 and a second electrode connected to the output terminal OT.
  • the first capacitor CQB includes a first electrode connected to the second driving voltage terminal VT 2 and a second electrode connected to the QB node QB.
  • the fifth transistor T 5 includes a gate electrode connected to the QB node QB, a first electrode connected to the second driving voltage terminal VT 2 and a second electrode connected to the second electrode of the fourth transistor T 4 .
  • the second output controlling part 145 transfers a signal of the PQ node PQ to a third node (Q node) Q in response to the first driving voltage VGL received from the first driving voltage terminal VT 1 .
  • the second output controlling part 145 includes an eighth transistor T 8 .
  • the eighth transistor T 8 includes a gate electrode connected to the first driving voltage terminal VT 1 , a first electrode connected to the PQ node PQ and a second electrode connected to the Q node Q.
  • the second output part 146 transfers the first clock signal CLK 1 received from the first clock terminal CT 1 to the output terminal OT in response to a signal of the Q node Q.
  • the second output part 146 includes a second transistor T 2 and a second capacitor CQ.
  • the second transistor T 2 includes a gate electrode connected to the Q node Q, a first electrode connected to the first clock terminal CT 1 and a second electrode connected to the output terminal OT.
  • the second capacitor CQ includes a first electrode connected to the output terminal OT and a second electrode connected to the Q node Q.
  • the holding part 147 applies the first driving voltage VGL received from the first driving voltage terminal VT 1 to the QB node QB in response to the second clock signal CLK 2 received from the second clock terminal CT 2 .
  • the holding part 147 includes a seventh transistor T 7 .
  • the seventh transistor T 7 includes a gate electrode connected to the second clock terminal CT 2 , a first electrode connected to the first driving voltage terminal VT 1 and a second electrode connected to the QB node QB.
  • FIG. 5 is a flowchart diagram illustrating a method of driving a display device constructed according to one exemplary embodiment.
  • the timing controller 120 receives the image signal and the image information signal corresponding to the image signal.
  • the timing controller 120 determines whether the image signal is the moving image or the static image based on the image information signal (Step S 111 and Step S 211 ).
  • the timing controller 120 When the image signal is the moving image, the timing controller 120 generates a first start pulse signal (Step S 112 ).
  • the first start pulse signal has the turning-on voltage turning on the transistor for q horizontal periods (MC q-clk mode).
  • the ‘q’ is a natural number being equal to or more than 2.
  • the q horizontal periods may include a current horizontal period and at least one previous horizontal period with respect to the current horizontal period.
  • the first start pulse signal has the turning-on voltage for a current horizontal period H 0 and the at least one previous horizontal period H 0 - k being prior to the current horizontal period H 0 by a k horizontal period (‘k’ is an even number which is equal to or more than 2).
  • the current horizontal period of the start pulse signal may be prior to a first horizontal period H 1 of the frame period.
  • the first start pulse signal of the MC 3-clk mode may have the turning-on voltage for a current horizontal period H 0 , a first previous horizontal period H ⁇ 2 being prior to the current horizontal period H 0 by a 2 horizontal period and a second previous horizontal period H ⁇ 4 being prior to the current horizontal period H 0 by a 4 horizontal period.
  • the first start pulse signal of the MC 3-clk mode may have the turning-on voltage for a current horizontal period H 0 , a first previous horizontal period H ⁇ 4 being prior to the current horizontal period H 0 by a 4 horizontal period and a second previous horizontal period H ⁇ 8 being prior to the current horizontal period H 0 by a 8 horizontal period.
  • ‘k’ and ‘q’ may be predetermined in various ways.
  • the scan driver 140 is configured to sequentially output a plurality of scan signals having a same phase as the first start pulse signal by 1 horizontal period 1H (Step S 114 ).
  • the first scan signal S 1 has the turning-on voltage for the first horizontal period H 1 that is the current horizontal period and the at least one previous horizontal period H 1 - k being prior to the first horizontal period H 1 by k horizontal period.
  • the j-th scan signal Sj has the turning-on voltage for the j-th horizontal period Hn that is the current horizontal and the at least one previous horizontal period Hn ⁇ k being prior to the j-th horizontal period Hn by k horizontal period.
  • the scan driver 140 is configured to the plurality of scan lines SL 1 , . . . , SLj, . . . SLN of the display panel 110 with the plurality of scan signals for the moving image in response to the first start pulse signal.
  • the data driver 130 is configured to generate the data voltage of the moving image and to provide the plurality of data lines DL 1 , . . . , DLi, . . . , DLM of the display panel 110 with the data voltage of the moving image (Step S 116 ).
  • the emission driver 150 is configured to generate the plurality of emission control signals E 1 , . . . , Ej, . . . , EN and to provide the plurality of emission control lines EL 1 , . . . , ELj, . . . , ELN of the display panel 110 with the plurality of emission control signals E 1 , . . . , Ej, . . . , EN (Step S 118 ).
  • the display panel 110 may displays the moving image which is rarely viewed as a text ghost phenomenon.
  • the step efficiency S/E may be improved and thus, the display quality of the moving image may be improved.
  • the scan signal of the MC q-clk mode is used in the moving image mode and thus, the step efficiency S/E may be improved.
  • the timing controller 120 is configured to generate the second start pulse signal different from the first start pulse signal (Step S 212 ).
  • the second start pulse signal has the turning-on voltage turning on the transistor for the current horizontal period H 0 such as a general start pulse signal (MC 1-clk mode).
  • the scan driver 140 is configured to sequentially output a plurality of scan signals having a same phase as the second start pulse signal by 1 horizontal period 1H (Step S 214 ).
  • the first scan signal S 1 has the turning-on voltage for the first horizontal period H 1 that is the current horizontal period.
  • the j-th scan signal Sj has the turning-on voltage for the j-th horizontal period Hn that is the current horizontal.
  • the scan driver 140 is configured to the plurality of scan lines SL 1 , . . . , SLj, . . . SLN of the display panel 110 with the plurality of scan signals for the static image in response to the second start pulse signal.
  • the data driver 130 is configured to generate the data voltage of the static image and to provide the plurality of data lines DL 1 , . . . , DLi, . . . , DLM of the display panel 110 with the data voltage of the moving image (Step S 216 ).
  • the emission driver 150 is configured to generate the plurality of emission control signals E 1 , . . . , Ej, . . . , EN and to provide the plurality of emission control lines EL 1 , . . . , ELj, . . . , ELN of the display panel 110 with the plurality of emission control signals E 1 , . . . , Ej, . . . , EN (Step S 218 ).
  • the display panel 110 may display the static image.
  • the static image does not need to improve the step effectiveness S/E.
  • the display quality of static images may be improved by eliminating or reducing text ghost phenomena.
  • the text ghost phenomena may be eliminated or reduced by using a general scan signal without pre-charged data voltage of the previous pixels.
  • FIG. 6 is a waveform diagram illustrating a method of displaying a moving image according to one exemplary embodiment.
  • the timing controller When the image information signal IMS of the high voltage corresponding to the moving image is received, the timing controller generates the first start pulse signal SP 1 of the MC 3-clk mode.
  • the first start pulse signal SP 1 has a low voltage L for a current horizontal period H 0 , a first previous horizontal period H ⁇ 2 being prior to the current horizontal period H 0 by a 2 horizontal period and a second previous horizontal period H ⁇ 4 being prior to the current horizontal period H 0 by a 4 horizontal period.
  • the low voltage L is the turning-on voltage turning on the P-type transistor.
  • the first circuit stage of the scan driver receives the first start pulse signal SP 1 as the carry signal, and outputs the first scan signal S 1 which has a same phase as the first start pulse signal SP 1 and is delayed by 1 horizontal period 1H from the first start pulse signal SP 1 .
  • the first scan signal S 1 has the low voltage L for the first horizontal period H 1 , the first previous horizontal period H ⁇ 1 and the second previous horizontal period H ⁇ 3.
  • the j-th circuit stage of the scan driver receives the (j ⁇ 1)-th scan signal Sj ⁇ 1 as the carry signal, and outputs the j-th scan signal Sj which has a same phase as the (j ⁇ 1)-th scan signal Sj ⁇ 1 and is delayed by 1 horizontal period 1H from the (j ⁇ 1)-th scan signal Sj ⁇ 1.
  • the j-th scan signal Sj has the low voltage L for the j-th horizontal period Hn, the first previous horizontal period Hn ⁇ 2 and the second previous horizontal period Hn ⁇ 4.
  • the scan signal of the MC 3-clk mode is applied to the pixel circuit.
  • the pixel circuit receives pre-charged data voltages before the self data voltage is applied and thus, the step effectiveness S/E may be increased. Therefore, the quality of the moving image may be improved by increasing the step effectiveness S/E in the moving image mode.
  • FIG. 7 is a waveform diagram illustrating a method of displaying a moving image according to one exemplary embodiment.
  • FIGS. 8A and 8B are conceptual diagrams illustrating display images according to one exemplary embodiment.
  • the timing controller when the image information signal IMS of the low voltage corresponding to the static image is received, the timing controller generates the second start pulse signal SP 2 of the MC 1-clk mode.
  • the second start pulse signal SP 2 has the low voltage L for the current horizontal period H 0 .
  • the low voltage L is the turning-on voltage turning on the P-type transistor.
  • the first circuit stage of the scan driver receives the second start pulse signal SP 2 as the carry signal, and outputs the first scan signal S 1 which has a same phase as the second start pulse signal SP 2 and is delayed by 1 horizontal period 1H from the second start pulse signal SP 2 .
  • the first scan signal S 1 has the low voltage L for the first horizontal period H 1 .
  • the j-th circuit stage of the scan driver receives the (j ⁇ 1)-th scan signal Sj ⁇ 1 as the carry signal, and outputs the j-th scan signal Sj which has a same phase as the (j ⁇ 1)-th scan signal Sj ⁇ 1 and is delayed by 1 horizontal period 1H from the (j ⁇ 1)-th scan signal Sj ⁇ 1.
  • the j-th scan signal Sj has the low voltage L for the j-th horizontal period Hn.
  • a screen displaying a text include a text area TA displaying the text and a lower area LA of the text area TA and a background area of the text.
  • the previous area for the column direction in the lower area LA is the text area TA.
  • the pixel circuit in the lower area LA receives the previous data voltage such as a black data voltage and thus, has a relatively strong on-bias.
  • the previous area for the column direction in the background area BA is the background area BA.
  • the pixel circuit in the previous data voltage receives the previous data voltage being the same as the self data voltage such as a white data voltage and thus, has relatively weak on-bias.
  • a pixel luminance of the lower area LA is changed by the black data voltage applied to the text area TA. These luminance changes may be increased luminance in the lower area LA below the text, i.e. the text ghost phenomenon.
  • the general scan signal may be applied to the pixel circuit as shown in the FIG. 8 .
  • the scan signal has the turning-on voltage for the current horizontal period and at least one previous horizontal period is used in the moving image mode, and thus, the step efficiency S/E of the moving image may be improved.
  • the general scan signal is used in the static image mode, and thus, the text ghost phenomenon of the static image may be eliminated or reduced.
  • the present exemplary embodiments may be applied to a display device and an electronic device having the display device.
  • the present inventive concept may be applied to a computer monitor, a laptop, a digital camera, a cellular phone, a smart phone, a smart pad, a television, a personal digital assistant (PDA), a portable multimedia player (PMP), a MP3 player, a navigation system, a game console, a video phone, etc.
  • PDA personal digital assistant
  • PMP portable multimedia player
  • MP3 player MP3 player

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)
US16/513,627 2018-07-17 2019-07-16 Display device and a method of driving the same Active US10885842B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020180082960A KR102657045B1 (ko) 2018-07-17 2018-07-17 표시 장치 및 이의 구동 방법
KR10-2018-0082960 2018-07-17

Publications (2)

Publication Number Publication Date
US20200027389A1 US20200027389A1 (en) 2020-01-23
US10885842B2 true US10885842B2 (en) 2021-01-05

Family

ID=69162961

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/513,627 Active US10885842B2 (en) 2018-07-17 2019-07-16 Display device and a method of driving the same

Country Status (3)

Country Link
US (1) US10885842B2 (ko)
KR (1) KR102657045B1 (ko)
CN (1) CN110728955A (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220036814A1 (en) * 2020-07-30 2022-02-03 Samsung Display Co., Ltd. Display device

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100085348A1 (en) * 2008-10-08 2010-04-08 Samsung Electronics Co., Ltd. Display device and method of driving the same
US20110115839A1 (en) * 2009-11-13 2011-05-19 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device including the same
US20110221726A1 (en) * 2010-03-15 2011-09-15 Hjalmar Edzer Ayco Huitema Driving Method And System For Electrofluidic Chromatophore Pixel Display
US20140210700A1 (en) * 2013-01-30 2014-07-31 Samsung Display Co., Ltd. Display device
US20140313181A1 (en) * 2013-04-22 2014-10-23 Samsung Display Co., Ltd. Display device and driving method thereof
US20140320479A1 (en) * 2011-09-27 2014-10-30 Sharp Kabushiki Kaisha Liquid crystal display device and method for driving the same
US20150022512A1 (en) * 2013-07-18 2015-01-22 Samsung Display Co., Ltd. Display device and driving method thereof
KR20150076868A (ko) 2013-12-27 2015-07-07 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
US20150194121A1 (en) * 2014-01-08 2015-07-09 Samsung Display Co., Ltd. Display device
KR20150144893A (ko) 2014-06-17 2015-12-29 삼성디스플레이 주식회사 유기 발광 표시 장치
KR20160130066A (ko) 2015-04-30 2016-11-10 삼성디스플레이 주식회사 유기 발광 표시 장치
US20170098413A1 (en) * 2015-10-05 2017-04-06 Lg Display Co., Ltd. Organic light-emitting diode display and method of driving the same
US20170103726A1 (en) * 2015-10-13 2017-04-13 Samsung Display Co., Ltd. Display device and method of driving the same
KR101816891B1 (ko) 2010-05-04 2018-01-09 엘지디스플레이 주식회사 유기발광다이오드 표시장치 및 그 구동방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101295463A (zh) * 2002-05-31 2008-10-29 精工爱普生株式会社 电光装置的驱动方法以及电光装置和电子仪器
WO2004100118A1 (ja) * 2003-05-07 2004-11-18 Toshiba Matsushita Display Technology Co., Ltd. Ｅｌ表示装置およびその駆動方法
KR101152123B1 (ko) * 2005-07-18 2012-06-15 삼성전자주식회사 액정 표시 장치 및 그 구동 방법
KR101733765B1 (ko) * 2010-02-26 2017-05-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시장치 및 표시장치의 구동 방법
KR101296908B1 (ko) * 2010-08-26 2013-08-14 엘지디스플레이 주식회사 유기발광다이오드 표시장치와 이를 이용한 입체영상 표시장치
KR102246078B1 (ko) * 2014-07-07 2021-04-29 엘지디스플레이 주식회사 표시장치
CN105761704A (zh) * 2016-05-20 2016-07-13 深圳市华星光电技术有限公司 显示面板及其驱动电路和驱动方法

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100085348A1 (en) * 2008-10-08 2010-04-08 Samsung Electronics Co., Ltd. Display device and method of driving the same
US20110115839A1 (en) * 2009-11-13 2011-05-19 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic device including the same
US20110221726A1 (en) * 2010-03-15 2011-09-15 Hjalmar Edzer Ayco Huitema Driving Method And System For Electrofluidic Chromatophore Pixel Display
KR101816891B1 (ko) 2010-05-04 2018-01-09 엘지디스플레이 주식회사 유기발광다이오드 표시장치 및 그 구동방법
US20140320479A1 (en) * 2011-09-27 2014-10-30 Sharp Kabushiki Kaisha Liquid crystal display device and method for driving the same
US20140210700A1 (en) * 2013-01-30 2014-07-31 Samsung Display Co., Ltd. Display device
US20140313181A1 (en) * 2013-04-22 2014-10-23 Samsung Display Co., Ltd. Display device and driving method thereof
US20150022512A1 (en) * 2013-07-18 2015-01-22 Samsung Display Co., Ltd. Display device and driving method thereof
US9330601B2 (en) 2013-12-27 2016-05-03 Samsung Display Co., Ltd. Display device and method for driving the same
KR20150076868A (ko) 2013-12-27 2015-07-07 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
US20150194121A1 (en) * 2014-01-08 2015-07-09 Samsung Display Co., Ltd. Display device
US9805651B2 (en) 2014-06-17 2017-10-31 Samsung Display Co., Ltd. Organic light emitting display apparatus
KR20150144893A (ko) 2014-06-17 2015-12-29 삼성디스플레이 주식회사 유기 발광 표시 장치
KR20160130066A (ko) 2015-04-30 2016-11-10 삼성디스플레이 주식회사 유기 발광 표시 장치
US9734759B2 (en) 2015-04-30 2017-08-15 Samsung Display Co., Ltd. Organic light-emitting diode display
US20170098413A1 (en) * 2015-10-05 2017-04-06 Lg Display Co., Ltd. Organic light-emitting diode display and method of driving the same
US20170103726A1 (en) * 2015-10-13 2017-04-13 Samsung Display Co., Ltd. Display device and method of driving the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220036814A1 (en) * 2020-07-30 2022-02-03 Samsung Display Co., Ltd. Display device
US11600226B2 (en) * 2020-07-30 2023-03-07 Samsung Display Co., Ltd. Display device

Also Published As

Publication number Publication date
KR102657045B1 (ko) 2024-04-15
CN110728955A (zh) 2020-01-24
US20200027389A1 (en) 2020-01-23
KR20200009169A (ko) 2020-01-30

Similar Documents

Publication Publication Date Title
US11308872B2 (en) OLED display panel for minimizing area of internalconnection line part for connecting GIP dirving circuit located in active area and OLED display device comprising the same
US10373566B2 (en) Organic light emitting diode display device and display system including the same
US10692428B2 (en) Organic light-emitting display device and method of driving the same
US10109239B2 (en) Organic light emitting display device having a gate driving circuit for outputting a sensing signal
US9786226B2 (en) Display panel module, organic light-emitting diode (OLED) display and method of driving the same
KR102503160B1 (ko) 유기발광다이오드 표시장치
US9911384B2 (en) Scan driver, organic light emitting diode display device and display system including the same
WO2019227946A1 (zh) 显示面板及其驱动方法、显示装置
US11373597B2 (en) Organic light emitting diode display device and method of driving the same
US9679517B2 (en) Pixel circuit and organic light emitting display including the same
US9412307B2 (en) Organic light emitting diode display and driving method thereof
US20180240382A1 (en) Stage circuit and scan driver using the same
US20150340003A1 (en) Liquid crystal display device for improving the characteristics of gate drive voltage
US9905194B2 (en) Integrated circuit for driving adaptable power to display and display device including the same
US11257438B2 (en) Display device and method of driving the same
US10553163B2 (en) Scan driver and display apparatus having the same
US11114036B2 (en) Scan driver and display device for driving a plurality of scan lines
US20130088478A1 (en) Driving device, display apparatus having the same and method of driving the display apparatus
US8736597B2 (en) Pixel for display device, display device, and driving method thereof
US11145253B2 (en) Display device and method of driving the same
US10885842B2 (en) Display device and a method of driving the same
US9318051B2 (en) Display device and driving method thereof
US20240013730A1 (en) Display device
US12033585B1 (en) Scan signal driver and display device including the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, CHUL KYU;CHOI, SANG MOO;LEE, DONGSUN;SIGNING DATES FROM 20190618 TO 20190709;REEL/FRAME:049770/0071

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4